

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

·>< ⊢

Product Status	Obsolete
Core Processor	F ² MC-8FX
Core Size	8-Bit
Speed	16MHz
Connectivity	-
Peripherals	LVD, POR, PWM, WDT
Number of I/O	5
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	240 x 8
Voltage - Supply (Vcc/Vdd)	2.4V ~ 5.5V
Data Converters	A/D 2x8/10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	8-DIP (0.300", 7.62mm)
Supplier Device Package	8-DIP
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/mb95f212kph-g-sne2

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



1. Product Line-up

Part number Parameter	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
Туре	Flash me	emory pro	oduct					1				
Clock supervisor counter	It superv	ises the r	nain clocł	< oscillatio	on.							
ROM capacity	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB	16 KB	8 KB	4 KB
RAM capacity	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B	496 B	496 B	240 B
Low-voltage detection reset	No Yes							No		Yes		
Reset input	Dedicate	əd		Software	e select		Dedicate	ed		Software	e select	
CPU functions	Number Instructio Instructio Data bit Minimun Interrupt	Iumber of basic instructions: 136istruction bit length: 8 bitsistruction length: 1 to 3 bytesiata bit length: 1, 8, and 16 bitslinimum instruction execution time: 61.5 ns (with machine clock = 16.25 MHz)interrupt processing time: 0.6 µs (with machine clock = 16.25 MHz)										
General-purpose I/O	I/O ports (Max): 16 I/O ports (Max): 17 CMOS: 15, N-ch: 1 CMOS: 15, N-ch: 2					7 2	I/O ports CMOS:	s (Max): 4 3, N-ch: 1		I/O ports (Max): 5 CMOS: 3, N-ch: 2		
Timebase timer	Interrupt	cycle : 0.	256 ms -	8.3 s (wh	en extern	al clock =	· 4 MHz)					
Hardware/softwa re watchdog timer	Reset ge Main ose The sub	Reset generation cycle Main oscillation clock at 10 MHz : 105 ms (Min) The sub-CR clock can be used as the source clock of the hardware watchdog.										
Wild register	It can be	used to r	replace th	ree bytes	of data.							
LIN-UART	A wide ra by a ded It has a f Clock-sy clock-as The LIN slave.	ange of co licated rel full duplex /nchronize ynchroniz function c	ommunica oad timer double b ed serial c ed serial can be use	ation spee : ouffer. data trans data trans ed as a LI	ed can be fer and sfer is ena N master	selected abled. or a LIN	No LIN-UART					
8/10-bit A/D	6 ch.						2 ch.					
converter	8-bit or 1	10-bit resc	olution car	n be seleo	cted.		_					
	2 ch.						1 ch.					
8/16-bit composite timer	The time It has buil Count clo It can ou	r can be co lt-in timer fu ock: it can utput squ <i>a</i>	onfigured a unction, PV be selecte ire wave.	as an "8-b VC functior ed from inte	it timer x 2 n, PWM fu ernal clock	channels nction and (s (seven t	" or a "16- input captu sypes) and	bit timer x ure functior external c	1 channeľ 1. docks.	".		
	6 ch.						2 ch.					
External interrupt	Interrupt It can be	: by edge e used to v	detection wake up t	(rising ed he device	lge, falling from sta	g edge, or ndby mod	both edg es.	es can be	e selected	l.)		
On-chip debug	1-wire se It suppor	erial contr rts serial v	ol writing. (a	synchron	ous mode	:)						



(Continued)

Part number Parameter	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
Watch prescaler	Eight diff	Eight different time intervals can be selected.										
Flash memory	It suppor write/era It has a f Number Data rete For write Flash Se	It supports automatic programming, Embedded Algorithm, write/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles: 100000 Data retention time: 20 years For write/erase, external Vpp(+10 V) input is required. Flash Security Feature for protecting the contents of the flash										
Standby mode	Sleep m	ode, stop	mode, wa	atch mode	e, timebas	se timer m	node					
Package			SDI SOF	P-24 P-20					DII SO	⊃_8 'P-8		

2. Packages and Corresponding Products

Part number Package	MB95 F204H	MB95 F203H	MB95 F202H	MB95 F204K	MB95 F203K	MB95 F202K	MB95 F214H	MB95 F213H	MB95 F212H	MB95 F214K	MB95 F213K	MB95 F212K
24-pin plastic SDIP	0	0	0	0	0	0	Х	Х	Х	Х	Х	х
20-pin plastic SOP	0	0	0	0	0	0	Х	Х	Х	Х	Х	Х
8-pin plastic DIP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0
8-pin plastic SOP	Х	Х	Х	Х	Х	Х	0	0	0	0	0	0

O: Available

X: Unavailable

3. Differences Among Products And Notes On Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/program. For details of current consumption, see "18.Electrical Characteristics".

Package

For details of information on each package, see "2.Packages and Corresponding Products" and "22.Package Dimensions".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not.

For details of the operating voltage, see "18. Electrical Characteristics".

On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and 1 serial-wire be connected to an evaluation tool. In addition, if the flash memory data has to be updated, the RSTX/PF2 pin must also be connected to the same evaluation tool.



6. Pin Description (MB95200H Series 20 pins)

Pin no.	Pin name	I/O circuit type*	Function
1	PF0/X0	В	General-purpose I/O port This pin is also used as the main clock input oscillation pin.
2	PF1/X1	В	General-purpose I/O port This pin is also used as the main clock input/output oscillation pin.
3	V _{SS}	_	Power supply pin (GND)
4	PG2/X1A	С	General-purpose I/O port This pin is also used as the subclock input/output oscillation pin.
5	PG1/X0A	С	General-purpose I/O port This pin is also used as the subclock input oscillation pin.
6	V _{CC}	_	Power supply pin
7	С	_	Capacitor connection pin
8	PF2/RSTX	A	General-purpose I/O port This pin is also used as a reset pin. This pin is a dedicated reset pin in MB95F204H/F203H/F202H.
9	P62/TO10	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
10	P63/TO11	D	General-purpose I/O port High-current port This pin is also used as the 8/16-bit composite timer ch. 1 output.
11	P64/EC1	D	General-purpose I/O port This pin is also used as the 8/16-bit composite timer ch. 1 clock input.
12	P00/AN00	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
13	P01/AN01	E	General-purpose I/O port This pin is also used as the A/D converter analog input.
14	P02/INT02/AN02/SCK	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART clock I/O.
15	P03/INT03/AN03/SOT	E	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data output.
16	P04/INT04/AN04/SIN /HCLK1/EC0	F	General-purpose I/O port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the LIN-UART data input. This pin is also used as the external clock input. This pin is also used as the external clock input.



(Continued)

Pin no.	Pin name	I/O circuit type*	Function
17	P05/INT05/AN05/TO00 /HCLK2	E	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the A/D converter analog input. This pin is also used as the 8/16-bit composite timer ch. 0 output. This pin is also used as the external clock input.
18	P06/INT06/TO01	G	General-purpose I/O port High-current port This pin is also used as the external interrupt input. This pin is also used as the 8/16-bit composite timer ch. 0 output.
19	P07/INT07	G	General-purpose I/O port This pin is also used as the external interrupt input.
20	P12/EC0/DBG	н	General-purpose I/O port This pin is also used as the DBG input pin. This pin is also used as the 8/16-bit composite timer ch. 0 clock input.

*: For the I/O circuit types, see "8.I/O Circuit Type"



13. CPU Core

Memory Space

The memory space of the MB95200H/210H Series is 64 KB in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95200H/210H Series are shown below.

Memory Maps





14. I/O Map (MB95200H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	—	(Disabled)	_	—
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	—	(Disabled)	_	—
0007 _H	SYCC	System clock control register	R/W	XXXXXX11 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R	XXXXXXXXB
000A _H	TBTC	Timebase timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H to 0015 _H	_	(Disabled)	_	_
0016 _H	PDR6	Port 6 data register	R/W	00000000 _B
0017 _H	DDR6	Port 6 direction register	R/W	00000000 _B
0018 _H to 0027 _H	_	(Disabled)	_	_
0028 _H	PDRF	Port F data register	R/W	00000000 _B
0029 _H	DDRF	Port F direction register	R/W	00000000 _B
002A _H	PDRG	Port G data register	R/W	00000000 _B
002B _H	DDRG	Port G direction register	R/W	00000000 _B
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H to 0034 _H	_	(Disabled)	_	—
0035 _H	PULG	Port G pull-up register	R/W	00000000 _B
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H	T11CR1	8/16-bit composite timer 11 status control register 1 ch. 1	R/W	00000000 _B
0039 _H	T10CR1	8/16-bit composite timer 10 status control register 1 ch. 1	R/W	00000000 _B
003A _H to 0048 _H	_	(Disabled)	_	_
0049 _H	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 _B



Address	Register abbreviation	Register name	R/W	Initial value
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H to 004F _H	—	(Disabled)	_	_
0050 _H	SCR	LIN-UART serial control register	R/W	00000000 _B
0051 _H	SMR	LIN-UART serial mode register	R/W	00000000 _B
0052 _H	SSR	LIN-UART serial status register	R/W	00001000 _B
0053 _H	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 _B
0054 _H	ESCR	LIN-UART extended status control register	R/W	00000100 _B
0055 _H	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
0056 _H to 006B _H	_	(Disabled)	_	_
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register (Upper)	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register (Lower)	R/W	00000000 _B
0070 _H to 0071 _H	—	(Disabled)	_	_
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H to 0075 _H	—	(Disabled)	_	_
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	—	Mirror of register bank pointer (RP) and direct bank pointer (DP)		_
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4	R/W	11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H		(Disabled)		_
0F80 _H	WRARH0	Wild register address setting register (Upper) ch. 0	R/W	00000000 _B (Continued)



15. I/O Map (MB95210H Series)

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	—	(Disabled)	_	—
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	—	(Disabled)	_	—
0007 _H	SYCC	System clock control register	R/W	XXXXXX11 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R	XXXXXXXXB
000A _H	TBTC	Timebase timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00000000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H to 0015 _H	_	(Disabled)	_	_
0016 _H	_	(Disabled)	_	
0017 _H		(Disabled)	_	_
0018 _H to 0027 _H	_	(Disabled)	-	_
0028 _H	PDRF	Port F data register	R/W	00000000 _B
0029 _H	DDRF	Port F direction register	R/W	00000000 _B
002A _H	_	(Disabled)	_	
002B _H		(Disabled)	_	_
002C _H	PUL0	Port 0 pull-up register	R/W	00000000 _B
002D _H to 0034 _H	_	(Disabled)	_	—
0035 _H	_	(Disabled)	_	
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1 ch. 0	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1 ch. 0	R/W	00000000 _B
0038 _H		(Disabled)	_	_
0039 _H		(Disabled)	_	
003A _H to 0048 _H	_	(Disabled)	_	_
0049 _H		(Disabled)	_	_



18.4 AC Characteristics

18.4.1 Clock Timing

(V_{CC} = 2.4 V to 5.5 V, V_{SS} = 0.0 V, T_A = -40^{\circ}C to +85°C)

Baramatar	Symbol	Din nomo	Condition		Value		Unit	Bomarka	
Farameter	Symbol	Fininame	Condition	Min	Тур	Мах	Unit	Remarks	
		X0, X1		1	—	16.25	MHz	When the main oscillation circuit is used	
		X0	X1 open	1	_	12	MHz	When the main external clock is used	
	F _{CH}	X0, X1	*						
		HCLK1, HCLK2		1	—	32.5	MHz		
				9.7	10	10.3	MHz	When the main CR clock is used $2.2 \times 10^{\circ}$ C 5.5×1	
				7.76	8	8.24	MHz	$3.3 \text{ V} \le \text{VCC} \le 5.5 \text{ V}(-40 \text{ °C} \le 1_A \le 40 \text{ °C})$ $2.4 \text{ V} \le \text{Vcc} < 3.3 \text{ V}(0 \text{ °C} \le T_A \le 40 \text{ °C})$	
	F _{CRH}			0.97	1	1.03	MHz		
Clock frequency				9.55	10	10.45	MHz	When the main CR clock is used	
		—	_	7.64	8	8.36	MHz	$3.3 \text{ V} \le \text{VCC} \le 5.5 \text{ V} (40 \text{ °C} < 1_{\text{A}} \le 85 \text{ °C})$	
				0.955	1	1.045	MHz		
				9.5	10	10.5	MHz	When the main CR clock is used	
				7.6	8	8.4	MHz	$\begin{array}{l} 2.4 \text{ V} \leq \text{VCC} < 3.3 \text{ V} \\ (-40 ^\circ\text{C} \leq \text{T}_{\text{A}} < 0 ^\circ\text{C}, 40 ^\circ\text{C} < \text{T}_{\text{A}} \leq 85 ^\circ\text{C}) \end{array}$	
				0.95	1	1.05	MHz		
	Foi	X04 X14	_	-	32.768	—	kHz	When the sub oscillation circuit is used	
	' CL			_	32.768		kHz	When the sub-external clock is used	
	F _{CRL}	_	_	50	100	200	kHz	When the sub-CR clock is used	
Clock cycle time		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used	
		X0	X1 open	83.4	_	1000	ns	When the external clock is used	
	t _{HCYL}	X0, X1	*						
		HCLK1, HCLK2	_	30.8	_	1000	ns		
	t _{LCYL}	X0A, X1A			30.5	—	μs	When the subclock is used	
Input clock pulse		X0	X1 open	33.4	—	—	ns	When the external clock is used, the	
width	t _{WH1}	X0, X1	*					and 60%.	
	t _{WL1}	HCLK1, HCLK2	-	12.4	_	—	ns		
	t _{WH2} t _{WL2}	X0A			15.2		μs		













18.4.3 External Reset

 $(V_{CC} = 5.0 \text{ V}\pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Paramotor	Symbol	Value		Unit	Bomorko	
Falameter	Symbol Min Max 2 t _{MCLK} *1 — ns In stop model In stop model		Remarks			
RSTX "L" level pulse width	t _{RSTL}	2 t _{MCLK} * ¹	—	ns	In normal operation	
		Oscillation time of the oscil- lator* ² +100	_	μs	In stop mode, subclock mode, sub-sleep mode, watch mode, and power on	
		100	_	μs	In timebase timer mode	

*1: See "18.4.2. Source Clock/Machine Clock" for t_{MCLK}.

*2: The oscillation time of an oscillator is the time that the amplitude reaches 90%. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of μs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several μs and several ms.









tivshe

0.8 Vcc

0.2 Vcc

t_{SHIXE}

0.8 Vcc

0.2 Vcc

2.4 V

0.8 V

SOT

SIN











Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is enabled^{*2}. (ESCR register : SCES bit = 1, ECCR register : SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Paramotor	Symbol	Din namo	Condition	Va	Unit	
Falanielei	Symbol	Finnanie	Condition	Min	Max	Unit
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} * ³	_	ns
SCK $\downarrow \rightarrow$ SOT delay time	t _{SLOVI}	SCK, SOT	Internal clock operation	-95	+95	ns
Valid SIN \rightarrow SCK \uparrow	t _{IVSHI}	SCK, SIN	output pin:	t _{MCLK} * ³ +190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t _{SHIXI}	SCK, SIN	$C_L = 80 \text{ pF}+1 \text{ IIL}$	0	_	ns
SOT \rightarrow SCK \uparrow delay time	t _{SOVHI}	SCK, SOT		—	4 t _{MCLK} * ³	ns

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "18.4.2.Source Clock/Machine Clock" for t_{MCLK}.





18.4.7 Low-voltage Detection

 $(V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Deremeter	Symbol	Value			l lució	Domoriko
Parameter		Min	Тур	Max	Unit	Remarks
Release voltage	V _{DL+}	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V _{DL}	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V _{HYS}	70	100	—	mV	
Power supply start voltage	V _{off}	—	—	2.3	V	
Power supply end voltage	V _{on}	4.9	—	—	V	
Power supply voltage change time (at power supply rise)	t _r	1	_	_	μs	Slope of power supply that the reset release signal generates
		_	3000	_	μs	Slope of power supply that the reset release signal generates within the rating (V_{DL+})
Power supply voltage change time (at power supply fall)	t _f	300	_	_	μs	Slope of power supply that the reset detection signal generates
		_	300	_	μs	Slope of power supply that the reset detection signal generates within the rating (V_{DL-})
Reset release delay time	t _{d1}	—	—	300	μs	
Reset detection delay time	t _{d2}	_	—	20	μs	



- 18.5.3 Definitions of A/D Converter Terms
- Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

■ Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") of the same device.

- Differential linear error (unit: LSB) It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.
- Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.



(Continued)







22. Package Dimensions





⁽Continued)



23. Major Changes

Spansion Publication Number: DS07-12623-5E

Page	Section	Change results		
30	Electrical Characteristics 1. Absolute Maximum Ratings	Changed the characteristics of Input voltage.		
33		Corrected the maximum value of "H" level input voltage for PF2 pin. $V_{CC} + 0.3 \rightarrow 10.5$		
	3. DC Characteristics	Corrected the maximum value of Open-drain output application voltage. 0.2Vcc \rightarrow Vss $+$ 5.5		
36		Added the footnote *5.		
39	4. AC Characteristics (1) Clock Timing	Added a figure of HCLK1/HCLK2.		
42	(2) Source Clock/Machine Clock	Corrected the graph of Operating voltage - Operating frequency (with the on-chip debug function). (Corrected the pitch)		
43	(3) External Reset	Added "and power on" to the remarks column.		
58	6 Elash Memory Program/Erase	Added the row of "Current drawn on PF2".		
	Characteristics	Corrected the minimum value of Power supply voltage at erase/program. 4.5 \rightarrow 3.0		

Note: Please see "Document History" about later revised information.

Document History

Document Title: MB95200H/210H Series F ² MC-8FX 8-bit Microcontroller Document Number: 002-07463						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	-	AKIH	07/16/2010	Migrated to Cypress and assigned document number 002-07463. No change to document contents or format.		
*A	5177811	AKIH	03/18/2016	Updated to Cypress format.		