

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.620", 15.75mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e6116psc

Z86E61/E63
CMOS Z8 16K/32K EPROM Microcontroller




iv

Z86E61/E63
CMOS Z8 16K/32K EPROM Microcontroller




viii

Pin Description - Standard Mode




XTAL2	Crystal Oscillator Clock	Output
XTAL1	Crystal Oscillator Clock	Input
RESET	Reset	Input
R/W	Read/Write	Output
DS	Data Strobe	Output
AS	Address Strobe	Output
P00-P07 Port 0	8 bit General IO	Input/Output
P10-P17 Port 1	8 bit General IO	Input/Output
P20-P27 Port 2	8 bit General IO	Input/Output
P30-P33 Port 3	4 bit Input	Input
P34-P37 Port 3	4 bit Output	Output
R/RL	ROM/ROMless Ctrl	Input
GND	Ground	Input
VCC	Power Supply	Input

Pin Description - EPROM Programming Mode




XTAL2	Crystal Oscillator Clock	Output
XTAL1	Crystal Oscillator Clock	Input
CE	Chip Enable	Input
RESET	Reset	Input
EPM	EPROM Prog Mode	Input
A0-A14	15-bit Address bus	Input
D7-D0	8-bit Data bus	Input/Output
VPP	Prog Voltage	Input
PGM	Prog Mode	Input
OE	Output Enable	Input
NC	Not Connected	Input
GND	Ground	Input
VCC	Power Supply	Input



Pin Description - Standard Mode

XTAL2	Crystal Oscillator Clock	Output
XTAL1	Crystal Oscillator Clock	Input
RESET	Reset	Input
R/W	Read/Write	Output
DS	Data Strobe	Output
AS	Address Strobe	Output
P00-P07 Port 0	8 bit General IO	Input/Output
P10-P17 Port 1	8 bit General IO	Input/Output
P20-P27 Port 2	8 bit General IO	Input/Output
P30-P33 Port 3	4 bit Input	Input
P34-P37 Port 3	4 bit Output	Output
GND	Ground	Input
VCC	Power Supply	Input



Pin Description - EPROM Programming Mode

XTAL2	Crystal Oscillator Clock	Output
XTAL1	Crystal Oscillator Clock	Input
CE	Chip Enable	Input
RESET	Reset	Input
EPM	EPROM Prog Mode	Input
A0-A14	15-bit Address bus	Input
D7-D0	8-bit Data bus	Input/Output
VPP	Prog Voltage	Input
PGM	Prog Mode	Input
OE	Output Enable	Input
NC	Not Connected	Input
GND	Ground	Input
VCC	Power Supply	Input




Figure 7. Port 1 Configuration

Port 2 (P27-P20). Port 2 is an 8-bit, bit programmable, bi-directional, CMOS compatible port. Each of these eight I/O lines can be independently programmed as an input or output, or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port 2 can be placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake control lines DAV2 and RDY2. The handshake signal assignment for Port 3 lines, P31 and P36, is dictated by the direction (input or output) assigned to P27 (Figure 8 and Table 21 on page 16).




Figure 9. Port 3 Configuration

Port 3 is configured under software control to provide the following control functions: handshake for Ports 0 and 2 (DAV and RDY); four external interrupt request signals (IRQ3-IRQ0); timer input and output signals (TIN and TOUT) Data Memory Select (/DM) and EPROM control signals (P30 = CE, P31 = OE, P32 = EPM and P33 = VPP).

Table 21. Port 3 Pin Assignments

Pin	I/O	CTCI	Int.	P0 HS	P1 HS	P2 HS	UART	Ext	EPROM
P30	IN	T _{IN}	IRQ3				Serial In		CE
P31	IN	T _{IN}	IRQ2				D/R		OE
P32	IN	T _{IN}	IRQ0	D/R					EPM
P33	IN	T _{IN}	IRQ1				D/R		V _{PP}
P34	OUT	T _{OUT}					R/D		DM
P35	OUT	T _{OUT}					R/D		
P36	OUT	T _{OUT}					R/D		
P37	OUT	T _{OUT}						Serial Out	
T0				IRQ4					
T1				IRQ5					

1. HS = Handshake Signals D = Data Available R = Ready

UART OPERATION

Port 3 lines, P37 and P30, are programmed as serial I/O lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer0.

The Z86E61/E63 automatically adds a start bit and two stop bits to transmitted data (Figure 10). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.




Figure 10. Serial Data Formats

Auto Latch

The Auto Latch puts valid CMOS levels on all CMOS inputs that are not externally driven. This reduces excessive supply current flow in the input buffer when it is not driven by any source.

- **Note:** P33-P30 inputs differ from the Z86C61/C63 in that there is no clamping diode to V_{CC} because of the EPROM high voltage detection circuits. Exceeding the VIH maximum specification during standard operating mode may cause the device to enter EPROM mode.

ADDRESS SPACE

Program Memory. The Z86E61/E63 can address 48 Kbytes (E61) or 32 Kbytes (E63) of external program memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 13 to byte 16383 (E61) or 32767 (E63) consists of on-chip EPROM. At addresses 16384 (E61) or 32768 (E63) and above, the Z86E61/E63 executes external program memory fetches. In ROMless mode, the Z86E61/E63 can address up to 64 Kbytes of program memory. Program execution begins at external location 000C (HEX) after a reset.




Figure 11. Program Memory Configuration

Data Memory (\overline{DM})

The EPROM version can address up to 48 Kbytes (E61) or 32 Kbytes (E63) of external data memory space beginning at location 16384 (E61) or 32768 (E63). The ROMless version can address up to 64 Kbytes of external data memory. External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory

LOCATION	IDENTIFIERS
R255	SPL
R254	SPH
R253	RP
R252	FLAGS
R251	IMR
R250	IRQ
R249	IPR
R248	P01M
R247	P3M
R246	P2M
R245	PRE0
R244	T0
R243	PRE1
R242	T1
R241	TMR
R240	SIO
R239	General Purpose Registers
R4	
R3	P3
R2	P2
R1	P1
R0	P0

Figure 13. Register File

or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register (refer to Table 21 on page 16).

All Z86E61/E63 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated, an interrupt request is granted. Thus, this disables all of the subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initialized interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.




Figure 16. Interrupt Block Diagram

For the ROMless mode, when the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the inter-




Figure 22. Intelligent Programming Flowchart

ABSOLUTE MAXIMUM RATINGS

Table 24. Absolute Maximum Ratings

Symbol	Description	Min	Max	Units
V _{CC}	Supply Voltage ^a	-0.3	+ 7.0	V
T _{STG}	Storage Temp	-65	+150	°C

Table 24. Absolute Maximum Ratings (Continued)

Symbol	Description	Min	Max	Units
T _A	Operating Ambient Temperature		Note ^b	°C

- a. Voltages on all pins with respect to GND.
- b. See See “ORDERING INFORMATION” on page 62.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Figure 23).




Figure 23. Test Load Diagram

DC CHARACTERISTICS

Table 25. DC Characteristics

Sym	Parameter	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$		Typical @ 25 °C	Units	Conditions
		Min	Max			
	Max Input Voltage	7		V	$I_{IN} = 250 \mu\text{A}$	
	Max Input Voltage	13		V	P33-P30 Only	
V_{CH}	Clock Input High Voltage	3.8	$V_{CC} + 0.3$	V	Driven by External Clock Generator	
V_{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.3$	V		
V_{IL}	Input Low Voltage	-0.3	0.8	V		
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -2.0 \text{ mA}$	
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$	
V_{RH}	Reset Input High Voltage	3.8	$V_{CC} + 0.3$	V		
V_{RI}	Reset Input Low Voltage	-0.3	0.8	V		
I_{IL}	Input Leakage	-10	10	μA	$0 \text{ V } V_{IN} + 5.25 \text{ V}$	
I_{OL}	Output Leakage	-10	10	μA	$0 \text{ V } V_{IN} + 5.25 \text{ V}$	
I_{IR}	Reset Input Current		-50	μA	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$	
I_{CC}	Supply Current	50	25	mA	@ 16 MHz	
		60	35	mA	@ 20 MHz	
I_{CC1}	Standby Current	15	5	mA	HALT Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 16 \text{ MHz}$	
		20	10	mA	HALT Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 20 \text{ MHz}$	
I_{CC2}^a	Standby Current		20	5	μA	STOP Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 16 \text{ MHz}$
			20	5	μA	STOP Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 20 \text{ MHz}$

a. ICC2 requires loading TMR (F1Hh) with any value prior to STOP execution.

Use this sequence:

LD TMR,#00
NOP
STOP

AC CHARACTERISTICS

Table 26. External I/O or Memory Read and Write Timing

No	Symbol	Parameter	TA = 0°C to +70°C					
			16 MHz ^a		20 MHz		Units	Notes
			Min	Max	Min	Max		
1	TdA(AS)	Address Valid to \overline{AS} Rise Delay	20	26			ns	Note ^{b,c}
2	TdAS(A)	\overline{AS} Rise to Address Float Delay	30	28			ns	Note ^{b,c}
3	TdAS(DR)	\overline{AS} Rise to Read Data Req'd Valid			180	160	ns	Note ^{b,c,d}
4	TwAS	\overline{AS} Low Width	35	36			ns	Note ^{b,c}
5	TdAZ(DS)	Address Float to \overline{DS} Fall	0	0			ns	
6	TwDSR	\overline{DS} (Read) Low Width	135	130			ns	Note ^{b,c,d}
7	TwDSW	\overline{DS} (Write) Low Width	80	75			ns	Note ^{b,c,d}
8	TdDSR(DR)	\overline{DS} Fall to Read Data Req'd Valid			75	100	ns	Note ^{b,c,d}
9	ThDR(DS)	Read Data to \overline{DS} Rise Hold Time	0	0			ns	Note ^{b,c}
10	TdDS(A)	\overline{DS} Rise to Address Active Delay	35	48			ns	Note ^{b,c}
11	TdDS(AS)	\overline{DS} Rise to \overline{AS} Fall Delay	30	36			ns	Note ^{b,c}
12	TdR/W(AS)	R/W Valid to \overline{AS} Rise Delay	20	32			ns	Note ^{b,c}
13	TdDS(R/W)	\overline{DS} Rise to R/W Not Valid	30	36			ns	Note ^{b,c}
14	TdDW(DSW)	Write Data Valid to \overline{DS} Fall (Write) Delay	25		40		ns	Note ^{b,c}
15	TdDS(DW)	\overline{DS} Rise to Write Data Not Valid Delay	30	40			ns	Note ^{b,c}
16	TdA(DR)	Address Valid to Read Data Req'd Valid			200	200	ns	Note ^{b,c,d}
17	TdAS(DS)AS	AS Rise to \overline{DS} Fall Delay	40	48			ns	Note ^{b,c}
18	TdDM(AS)	\overline{DM} Valid to \overline{AS} Fall Delay	30	36			ns	Note ^{b,c}

- a. All timing references use 2.0V for a logic 1 and 0.8V for a logic 0.
- b. Timing numbers given are for minimum TpC.
- c. See Table 11
- d. When using extended memory timing add 2 TpC.







Table 27. Clock Dependent Formulas

Number	Symbol	Equation
1	TdA(AS)	0.40 TpC + 0.32
2	TdAS(A)	0.59 TpC - 3.25
3	TdAS(DR)	2.83 TpC + 6.14
4	TwAS	0.66 TpC - 1.65
6	TwDSR	2.33 TpC - 10.56
7	TwDSW	1.27 TpC + 1.67
8	TdDSR(DR)	1.97 TpC - 42.5
10	TdDS(A)	0.8 TpC
11	TdDS(AS)	0.59 TpC - 3.14
12	TdR/W(AS)	0.4 TpC
13	TdDS(R/W)	0.8 TpC - 15
14	TdDW(DSW)	0.4 sTpC
15	TdDS(DW)	0.88 TpC - 19
16	TdA(DR)	4 TpC - 20
17	TdAS(DS)	0.91 TpC - 10.7
18	TdDM(AS)	0.9 TpC - 26.3



Table 32. Instruction Summary (Continued)

Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected					
	dst	src		C	Z	S	V	D	H
DEC dst	R		00	-	*	*	*	-	-
dst←dst -1	IR		01						
DECW dst	RR		80	-	*	*	*	-	-
dst←dst-1	IR		81						
DI			8F	-	-	-	-	-	-
IMR(7)←0									
DJNZr , dst	RA	rA		-	-	-	-	-	-
r←r -1			r = 0-F						
if r≠0									
PC←PC + dst									
Range: +127, -128									
EI			9F	-	-	-	-	-	-
IMR(7)←1									
HALT			7F	-	-	-	-	-	-
INC dst	r	rE		-	*	*	*	-	-
dst←dst + 1		r = 0 - F							
	R	20							
	IR	21							
INCW dst	RR	A0		-	*	*	*	-	-
dst←dst + 1	IR	A1							
IRET		BF		*	*	*	*	*	*
FLAGS←@SP;									
SP←SP + 1									
PC←@SP;									
SP←SP + 2;									
IMR(7)←1									
JP cc, dst	DA	cD		-	-	-	-	-	-

Table 32. Instruction Summary (Continued)

Instruction and Operation	Address Mode		Opcode Byte (Hex)	Flags Affected					
	dst	src		C	Z	S	V	D	H
<i>dst</i> ← <i>dst OR src</i>									
POP	R		50	-	-	-	-	-	-
<i>dst</i> ←@SP;	IR		51						
SP←SP + 1									
PUSH src	R		70	-	-	-	-	-	-
SP←SP-1;	IR		71						
@SP←src									
RCF			CF	0	-	-	-	-	-
C←0									
RET			AF	-	-	-	-	-	-
PC←@SP;									
SP←SP + 2									
RL dst	R		90	*	*	*	*	-	-
	IR		91						
RLC dst	R		10	*	*	*	*	-	-
	IR		11						
RR dst	R		E0	*	*	*	*	-	-
	IR		E1						
RRC dst	R		C0	*	*	*	*	-	-
	IR		C1						
SBC dst, src	Note ^a		3[]	*	*	*	*	1	*
<i>dst</i> ← <i>dst</i> ← <i>src</i> ←C									
SCF			DF	1	-	-	-	-	-
C←1									
SRA dst	R		D0	*	*	*	0	-	-
	IR		D1						
SRP dst	Im		31	-	-	-	-	-	-

OPCODE MAP



Legend:
R = 8-bit Address
 r = 4-bit Address
R1 or r_1 = Dst Address
R2 or r_2 = Src Address

Sequence:
Opcode, First Operand,
Second Operand

Note: Blank areas not defined

*2-byte instruction appears as
a 3-byte instruction

Figure 47. Opcode Map




Figure 50. 44-Pin LQFP Package Diagram

ORDERING INFORMATION

Z86E61

16 MHz

20 MHz

40-Pin DIP	44-Pin PLCC	40-Pin DIP	44-Pin PLCC
Z86E6116PSC	Z86E6116VSC	Z86E6120PSC	Z86E6120VSC

Z86E63

16 MHz

20 MHz

40-Pin DIP	44-Pin PLCC	40-Pin DIP	44-Pin PLCC
Z86E6316PSC	Z86E6316VSC	Z86E6320PSC	Z86E6320VSC

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.



65