

Welcome to [E-XFL.COM](http://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	32
Program Memory Size	16KB (16K x 8)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e6116vsc

Z86E61/E63
CMOS Z8 16K/32K EPROM Microcontroller



iv



List of Figures

Figure 1. Z86E61/E63 Functional Block Diagram	3
Figure 2. 40-Pin DIP Pin Configuration	4
Figure 3. 44-Pin PLCC Pin Configuration	6
Figure 4. 40-Pin DIP Pin Configuration	8
Figure 5. 44-Pin PLCC Pin Configuration	9
Figure 6. Port 0 Configuration	13
Figure 7. Port 1 Configuration	14
Figure 8. Port 2 Configuration	15
Figure 9. Port 3 Configuration	16
Figure 10. Serial Data Formats	17
Figure 11. Program Memory Configuration	18
Figure 12. Data Memory Configuration	20
Figure 13. Register File	21
Figure 14. Register Pointer	22
Figure 15. Counter/Timers Block Diagram	23
Figure 16. Interrupt Block Diagram	24
Figure 17. Oscillator Configuration	25
Figure 18. EPROM Read	29
Figure 19. EPROM Program and Verify	30
Figure 20. Programming EPROM, RAM Protect, and 4K Size Selection	31
Figure 21. Programming EPROM, RAM Protect, and 16K Size Selection	32
Figure 22. Intelligent Programming Flowchart	33
Figure 23. Test Load Diagram	34
Figure 24. External I/O or Memory Read/Write Timing	36
Figure 25. Additional Timing	38
Figure 26. Input Handshake Timing	39
Figure 27. Output Handshake Timing	40
Figure 28. Serial I/O Register (F0H: Read/Write)	41
Figure 29. Timer Mode Register (F1H: Read/Write)	41
Figure 30. Counter/Timer 1 Register (F2H: Read/Write)	42
Figure 31. Prescaler 1 Register (F3H: Write Only)	42
Figure 32. Counter/Timer 0 Register (F4H: Read/Write)	42
Figure 33. Prescaler 0 Register (F5H: Write Only)	43
Figure 34. Port 2 Mode Register (F6H: Write Only)	43



List of Tables

Table 1. 40-Pin DIP Pin Identification.	4
Table 2. 44-Pin PLCC Pin Identification.	6
Table 3. 40-Pin DIP Pin Identification.	8
Table 4. 44-Pin PLCC Pin Identification.	10
Table 5. Port 3 Pin Assignments	16
Table 6. OTP Programming	27
Table 7. Timing of Programming Waveforms.	28
Table 8. Absolute Maximum Ratings	34
Table 9. DC Characteristics	35
Table 10. External I/O or Memory Read and Write Timing	36
Table 11. Clock Dependent Formulas	37
Table 12. Additional Timing	39
Table 13. Handshake Timing	40
Table 14. Instruction Set Notation	50
Table 15. Condition Codes.	52
Table 16. Instruction Summary	54



GENERAL DESCRIPTION

The Z86E61/E63 microcontrollers are members of the Z8® single-chip microcontroller family with 16K/32 Kbytes of EPROM and 236 bytes of general-purpose RAM. Offered in 40-pin DIP, 44-pin PLCC or 44-Pin LQFP package styles, these devices are pin-compatible EPROM versions of the Z86C61/ 63. The ROMless pin option is available on the 44-pin versions only.

With 4 Kbytes of ROM and 236 bytes of general-purpose RAM, the Z86E61/E63 offers fast execution, efficient use of memory, sophisticated interrupts, input/output bit manipulation capabilities, and easy hardware/software system expansion.

For applications demanding powerful I/O capabilities, the Z86E61/E63 offers 32 pins dedicated to input and output. These lines are grouped into four ports. Each port consists of eight lines, and is configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

The Z86E61/E63 can address both external memory and preprogrammed ROM, making it well suited for high-volume applications or where code flexibility is required. There are three basic address spaces available to support this configuration: Program Memory, Data Memory, and 236 general-purpose registers.

To unburden the system from coping with real-time tasks such as counting/timing and serial data communication, the Z86E61/E63 offers two on-chip counter/timers with a large number of user selectable modes (Figure 1).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V _{SS}




Figure 1. Z86E61/E63 Functional Block Diagram




Figure 7. Port 1 Configuration

Port 2 (P27-P20). Port 2 is an 8-bit, bit programmable, bi-directional, CMOS compatible port. Each of these eight I/O lines can be independently programmed as an input or output, or globally as an open-drain output. Port 2 is always available for I/O operation. When used as an I/O port, Port 2 can be placed under handshake control. In this configuration, Port 3 lines P31 and P36 are used as the handshake control lines DAV2 and RDY2. The handshake signal assignment for Port 3 lines, P31 and P36, is dictated by the direction (input or output) assigned to P27 (Figure 8 and Table 21 on page 16).

ADDRESS SPACE

Program Memory. The Z86E61/E63 can address 48 Kbytes (E61) or 32 Kbytes (E63) of external program memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 13 to byte 16383 (E61) or 32767 (E63) consists of on-chip EPROM. At addresses 16384 (E61) or 32768 (E63) and above, the Z86E61/E63 executes external program memory fetches. In ROMless mode, the Z86E61/E63 can address up to 64 Kbytes of program memory. Program execution begins at external location 000C (HEX) after a reset.




Figure 11. Program Memory Configuration

Data Memory (\overline{DM})

The EPROM version can address up to 48 Kbytes (E61) or 32 Kbytes (E63) of external data memory space beginning at location 16384 (E61) or 32768 (E63). The ROMless version can address up to 64 Kbytes of external data memory. External data memory may be included with, or separated from, the external program memory space. DM, an optional I/O function that can be programmed to appear on pin P34, is used to distinguish between data and program memory




Figure 12. Data Memory Configuration

or individually enables or disables the six interrupt requests. When more than one interrupt is pending, priorities are resolved by a programmable priority encoder that is controlled by the Interrupt Priority register (refer to Table 21 on page 16).

All Z86E61/E63 interrupts are vectored through locations in the program memory. When an interrupt machine cycle is activated, an interrupt request is granted. Thus, this disables all of the subsequent interrupts, saves the Program Counter and Status Flags, and then branches to the program memory vector location reserved for that interrupt. This memory location and the next byte contain the 16-bit address of the interrupt service routine for that particular interrupt request.

To accommodate polled interrupt systems, interrupt inputs are masked and the Interrupt Request register is polled to determine which of the interrupt requests need service. Software initialized interrupts are supported by setting the appropriate bit in the Interrupt Request Register (IRQ).

Internal interrupt requests are sampled on the falling edge of the last cycle of every instruction, and the interrupt request must be valid 5TpC before the falling edge of the last clock cycle of the currently executing instruction.




Figure 16. Interrupt Block Diagram

For the ROMless mode, when the device samples a valid interrupt request, the next 48 (external) clock cycles are used to prioritize the interrupt, and push the two PC bytes and the FLAG register on the stack. The following nine cycles are used to fetch the interrupt vector from external memory. The first byte of the interrupt service routine is fetched beginning on the 58th TpC cycle following the inter-



XCLK

A clock is required to clock the RESET signal into the registers before programming.

A constant clock can be applied, or the XCLK input can be toggled a minimum of 12 cycles before any programming or verify function begins. The maximum clock frequency to be applied when in the EPROM mode is 12 MHz.

RESET

The reset input can be held to a constant Low or High value throughout normal programming. It must be held High to program the EPROM protect option bit. Also, any time the RESET input changes state the XCLK must be clocked a minimum of 12 times to clock the RESET through the reset filter.

OE

When the device is placed in EPROM mode, the OE input also serves as the pre-charge for the sense amp. The precharge signal should be Low for the first half of the stable address and High for the second half. The PRECHG signal is inverted from the OE signal so the OE should be High on the first half and Low on the second half, or stable address. The EPROM output data should be sampled during the second half of stable address.

The access time of the EPROM is defined in later sections. This two part calculation of access time is required because this is a precharged sense amp with a pre-charge clock.

Table 23. Timing of Programming Waveforms

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V _{PP} Setup	2		μs
4	V _{CC} Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2		μs
8	<u>OE</u> Setup Time	2		μs
9	Data Access Time		200	ns
10	Data Output Float Time		100	ns




Figure 21. Programming EPROM, RAM Protect, and 16K Size Selection

DC CHARACTERISTICS

Table 25. DC Characteristics

Sym	Parameter	$T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$		Typical @ 25 °C	Units	Conditions
		Min	Max			
	Max Input Voltage	7		V	$I_{IN} = 250 \mu\text{A}$	
	Max Input Voltage	13		V	P33-P30 Only	
V_{CH}	Clock Input High Voltage	3.8	$V_{CC} + 0.3$	V	Driven by External Clock Generator	
V_{CL}	Clock Input Low Voltage	-0.3	0.8	V	Driven by External Clock Generator	
V_{IH}	Input High Voltage	2.0	$V_{CC} + 0.3$	V		
V_{IL}	Input Low Voltage	-0.3	0.8	V		
V_{OH}	Output High Voltage	2.4		V	$I_{OH} = -2.0 \text{ mA}$	
V_{OL}	Output Low Voltage		0.4	V	$I_{OL} = +2.0 \text{ mA}$	
V_{RH}	Reset Input High Voltage	3.8	$V_{CC} + 0.3$	V		
V_{RI}	Reset Input Low Voltage	-0.3	0.8	V		
I_{IL}	Input Leakage	-10	10	μA	$0 \text{ V } V_{IN} + 5.25 \text{ V}$	
I_{OL}	Output Leakage	-10	10	μA	$0 \text{ V } V_{IN} + 5.25 \text{ V}$	
I_{IR}	Reset Input Current		-50	μA	$V_{CC} = +5.25 \text{ V}, V_{RL} = 0 \text{ V}$	
I_{CC}	Supply Current	50	25	mA	@ 16 MHz	
		60	35	mA	@ 20 MHz	
I_{CC1}	Standby Current	15	5	mA	HALT Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 16 \text{ MHz}$	
		20	10	mA	HALT Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 20 \text{ MHz}$	
I_{CC2}^a	Standby Current		20	μA	STOP Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 16 \text{ MHz}$	
			20	μA	STOP Mode $V_{IN} = 0 \text{ V}, V_{CC} @ 20 \text{ MHz}$	

a. I_{CC2} requires loading TMR (F1Hh) with any value prior to STOP execution.

Use this sequence:

LD TMR,#00
NOP
STOP




Figure 25. Additional Timing

AC CHARACTERISTICS

Table 28. Additional Timing

No	Symbol	Parameter	TA = 0°C to +70°C					
			16 MHz		20 MHz		Units	Notes
			Min	Max	Min	Max		
1	TpC	Input Clock Period	62.5	1000	50	1000	ns	Note ^a
2	TrC,TfC	Clock Input Rise & Fall Times		10		15	ns	Note ^a
3	TwC	Input Clock Width	21		37		ns	Note ^a
4	TwTinL	Timer Input Low Width	50		75		ns	Note ^b
5	TwTinH	Timer Input High Width	5TpC		5TpC			Note ^b
6	TpTin	Timer Input Period	8TpC		8TpC			Note ^b
7	TrTin,TfTin	Timer Input Rise & Fall Times	100		100		ns	Note ^b
8A	TwIL	Interrupt Request Input Low Times	70		50		ns	Note ^{b,c}
8B	TwIL	Interrupt Request Input Low Times	5TpC		5TpC			Note ^{b,d}
9	TwIH	Interrupt Request Input High Times	5TpC		5TpC			Note ^{b,e}

a. Clock timing references use 3.8V for a logic 1 and 0.8V for a logic 0.


b. Timing references use 2.0V for a logic 1 and 0.8V for a logic 0.

c. Interrupt request through Port 3 (P33-P31).

d. Interrupt request through Port 30.

e. Interrupt references request through Port 3.


R246 P2M



P20 - P27 I/O Definition
0 Defines Bit as Output
1 Defines Bit as Input

Figure 34. Port 2 Mode Register (F6H: Write Only)

R247 P3M



0 Port 2 Pull-Ups Open Drain
1 Port 3 Pull-Ups Active

Reserved (Must be 0)

0 P32 - Input
P35 = Output
1 P32 = DAV0/RDY0
P35 = RDY0/DAV0

00 P33 = Input
P34 = Output
01 P33 = Input
10 P34 = DM
11 P33 = DAV1/RDY1
P34 = RDY1/DAV1

0 P31 = Input (TIN)
P36 = Output (TOUT)
1 P31 = DAV2/RDY2
P36 = RDY2/DAV2

0 P30 = Input
P37 = Output
1 P30 = Serial In
P37 = Serial Out

0 Parity Off
1 Parity On

Figure 35. Port 3 Mode Register (F7H: Write Only)




Figure 36. Port 0 and 1 Mode Register (F8H: Write Only)

DC CHARACTERISTICS

Supply Current




Figure 44. Typical I_{CC} vs. Frequency

Flags. Control register (R252) contains the following six flags:

Symbol	Meaning
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag

Affected flags are indicated by:



Symbol	Meaning
0	Clear to zero
1	Set to one
*	Set to clear according to operation
-	Unaffected
x	Undefined

CONDITION CODES

Table 31. Condition Codes

Value	Mnemonic	Meaning	Flags Set
1000		Always True	
0111	C	Carry	C = 1
1111	NC	No Carry	C = 0
0110	Z	Zero	Z = 1
1110	NZ	Not Zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No Overflow	V = 0
0110	EQ	Equal	Z = 1
1110	NE	Not Equal	Z = 0
1001	GE	Greater Than or Equal	(S XOR V) = 0

OPCODE MAP



Legend:
R = 8-bit Address
 r = 4-bit Address
R1 or r_1 = Dst Address
R2 or r_2 = Src Address

Sequence:
Opcode, First Operand,
Second Operand

Note: Blank areas not defined

*2-byte instruction appears as
a 3-byte instruction

Figure 47. Opcode Map



PACKAGE INFORMATION





Figure 48. 40-Pin DIP Package Diagram



NOTES:
 1. CONTROLLING DIMENSION : INCH
 2. LEADS ARE COPLANAR WITHIN 0.004".
 3. DIMENSION : MM
 INCH

Figure 49. 44-Pin PLCC Package Diagram