



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	Z8
Core Size	8-Bit
Speed	16MHz
Connectivity	UART/USART
Peripherals	-
Number of I/O	32
Program Memory Size	32KB (32K x 8)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	236 x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	-
Oscillator Type	Internal
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z86e6316vsc00tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 35. Port 3 Mode Register (F7H: Write Only) 44
Figure 36. Port 0 and 1 Mode Register (F8H: Write Only) 45
Figure 37. Interrupt Priority Register (F9H: Write Only)
Figure 38. Interrupt Request Register (FAH: Read/Write)
Figure 39. Interrupt Mask Register (FBH: Read/Write)
Figure 40. Flag Register (FCH: Read/Write) 47
Figure 41. Register Pointer Register (FDH: Read/Write)
Figure 42. Stack Pointer Register (FEH: Read/Write)
Figure 43. Stack Pointer Register (FFH: Read/Write)
Figure 44. Typical ICC vs. Frequency 49
Figure 45. Typical ICC1 vs. Frequency 50
Figure 46. Instruction Formats 53
Figure 47. Opcode Map 60
Figure 48. 40-Pin DIP Package Diagram 61
Figure 49. 44-Pin PLCC Package Diagram 61
Figure 50. 44-Pin LQFP Package Diagram



GENERAL DESCRIPTION

The Z86E61/E63 microcontrollers are members of the Z8® single-chip microcontroller family with 16K/32 Kbytes of EPROM and 236 bytes of general-purpose RAM. Offered in 40-pin DIP, 44-pin PLCC or 44-Pin LQFP package styles, these devices are pin-compatible EPROM versions of the Z86C61/ 63. The ROMless pin option is available on the 44-pin versions only.

With 4 Kbytes of ROM and 236 bytes of general-purpose RAM, the Z86E61/E63 offers fast execution, efficient use of memory, sophisticated interrupts, input/out-put bit manipulation capabilities, and easy hardware/software system expansion.

For applications demanding powerful I/O capabilities, the Z86E61/E63 offers 32 pins dedicated to input and output. These lines are grouped into four ports. Each port consists of eight lines, and is configurable under software control to provide timing, status signals, serial or parallel I/O with or without handshake, and an address/data bus for interfacing external memory.

The Z86E61/E63 can address both external memory and preprogrammed ROM, making it well suited for high-volume applications or where code flexibility is required. There are three basic address spaces available to support this configuration: Program Memory, Data Memory, and 236 general-purpose registers.

To unburden the system from coping with real-time tasks such as counting/timing and serial data communication, the Z86E61/E63 offers two on-chip counter/timers with a large number of user selectable modes (Figure 1).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V _{SS}



Port 1 can be placed in high-impedance state along with Port 0, \overline{AS} , \overline{DS} , and R/W, allowing the MCU to share common resources in multiprocessor and DMA applications. Data transfers are controlled by assigning P33 as a Bus Acknowledge input, and P34 as a Bus Request output (Figure 7).



Figure 6. Port 0 Configuration



UART OPERATION

Port 3 lines, P37 and P30, are programmed as serial I/0 lines for full-duplex serial asynchronous receiver/transmitter operation. The bit rate is controlled by Counter/Timer0.

The Z86E61/E63 automatically adds a start bit and two stop bits to transmitted data (Figure 10). Odd parity is also available as an option. Eight data bits are always transmitted, regardless of parity selection. If parity is enabled, the eighth bit is the odd parity bit. An interrupt request (IRQ4) is generated on all transmitted characters.

Received data must have a start bit, eight data bits, and at least one stop bit. If parity is on, bit 7 of the received data is replaced by a parity error flag. Received characters generate the IRQ3 interrupt request.



Figure 10. Serial Data Formats

Auto Latch

The Auto Latch puts valid CMOS levels on all CMOS inputs that are not externally driven. This reduces excessive supply current flow in the input buffer when it is not driven by any source.

Note: P33-P30 inputs differ from the Z86C61/C63 in that there is no clamping diode to V_{CC} because of the EPROM high voltage detection circuits. Exceeding the VIH maximum specification during standard operating mode may cause the device to enter EPROM mode.



ADDRESS SPACE

Program Memory. The Z86E61/E63 can address 48 Kbytes (E61) or 32 Kbytes (E63) of external program memory (Figure 11). The first 12 bytes of program memory are reserved for the interrupt vectors. These locations contain six 16-bit vectors that correspond to the six available interrupts. For EPROM mode, byte 13 to byte 16383 (E61) or 32767 (E63) consists of on-chip EPROM. At addresses 16384 (E61) or 32768 (E63) and above, the Z86E61/E63 executes external program memory fetches. In ROMIess mode, the Z86E61/E63 can address up to 64 Kbytes of program memory. Program execution begins at external location 000C (HEX) after a reset.



Figure 11. Program Memory Configuration

Data Memory (DM)

The EPROM version can address up to 48 Kbytes (E61) or 32 Kbytes (E63) of external data memory space beginning at location 16384 (E61) or 32768 (E63). The ROMless version can address up to 64 Kbytes of external data memory. External data memory may be included with, or separated from, the external program memory space. DM, an optional I/0 function that can be programmed to appear on pin P34, is used to distinguish between data and program memory

Z86E61/E63 CMOS Z8 16K/32K EPROM Microcontroller





Figure 12. Data Memory Configuration



(single pass mode) or to automatically reload the initial value and continue counting (modulo-n continuous mode).

The counter, but not the prescalers, are read at any time without disturbing their value or count mode. The clock source for T1 is user-definable and is either the internal microprocessor clock divided-by-four, or an external signal input through Port 3. The Timer Mode register configures the external timer input (P31) as an external clock, a trigger input that can be retriggerable or non-retriggerable, or as a gate input for the internal clock. Port 3 line P36 also serves as a timer output (TOUT) through which T0, T1, or the internal clock can be output. The counter/ timers are cascaded by connecting the TO output to the input of T1.



Figure 15. Counter/Timers Block Diagram

Interrupts

The Z86E61/E63 has six different interrupts from eight different sources. The interrupts are maskable and prioritized. The eight sources are divided as follows: four sources are claimed by Port 3 lines P33-P30, one in Serial Out, one in Serial In, and two in the counter/timers (Figure 16). The Interrupt Mask Register globally



XCLK

A clock is required to clock the $\overline{\text{RESET}}$ signal into the registers before programming.

A constant clock can be applied, or the XCLK input can be toggled a minimum of 12 cycles before any programming or verify function begins. The maximum clock frequency to be applied when in the EPROM mode is 12 MHz.

RESET

The reset input can be held to a constant Low or High value throughout normal programming. It must be held High to program the EPROM protect option bit. Also, any time the RESET input changes state the XCLK must be clocked a minimum of 12 times to clock the RESET through the reset filter.

OE

When the device is placed in EPROM mode, the \overline{OE} input also serves as the precharge for the sense amp. The precharge signal should be Low for the first half of the stable address and High for the second half. The PRECHG signal is inverted from the \overline{OE} signal so the \overline{OE} should be High on the first half and Low on the second half, or stable address. The EPROM output data should be sampled during the second half of stable address.

The access time of the EPROM is defined in later sections. This two part calculation of access time is required because this is a precharged sense amp with a precharge clock.

Parameters	Name	Min	Max	Units
1	Address Setup Time	2		μs
2	Data Setup Time	2		μs
3	V _{PP} Setup	2		μs
4	V _{CC} Setup Time	2		μs
5	Chip Enable Setup Time	2		μs
6	Program Pulse Width	0.95		ms
7	Data Hold Time	2		μs
8	OE Setup Time	2		μs
9	Data Access Time		200	ns
10	Data Output Float Time		100	ns

Table 2	23. T	imina	of	Proc	Irammi	na	Wavef	orms
	-0.1	mmg	U 1	1105	ji a	''g	Tu tu	511115



lable 23. Timing o	f Programming Waveforms	(Continued)
--------------------	-------------------------	-------------

Parameters	Name	Min	Max	Units
11	Over program Pulse Width	2.85		ms
12	EPM Setup Time	2		μs
13	PGM Setup Time	2		μs
14	Address to OE Setup Time	2		μs
15	Option Program Pulse Width	78		ms



Figure 18. EPROM Read





Figure 19. EPROM Program and Verity

Z86E61/E63 CMOS Z8 16K/32K EPROM Microcontroller





Figure 21. Programming EPROM, RAM Protect, and 16K Size Selection



DC CHARACTERISTICS

Table 25. DC Characteristics

			0 °C to +70°C	Typical		
Sym	Parameter	Min	Max	@ 25 °C	Units	Conditions
	Max Input Voltage		7		V	I _{IN} 250 μA
	Max Input Voltage		13		V	P33-P30 Only
V_{CH}	Clock Input High Voltage	3.8	V _{CC} + 0.3		V	Driven by External Clock Generator
V _{CL}	Clock Input Low Voltage	-0.3	0.8		V	Driven by External Clock Generator
V_{IH}	Input High Voltage	2.0	V _{CC} + 0.3		V	
V _{IL}	Input Low Voltage	-0.3	0.8		V	
V _{OH}	Output High Voltage	2.4			V	I _{OH} = -2.0 mA
V _{OL}	Output Low Voltage		0.4		V	I _{OL} = +2.0 mA
V_{RH}	Reset Input High Voltage	3.8	V _{CC} + 0.3		V	
V _{RI}	Reset Input Low Voltage	-0.3	0.8		V	
IIL	Input Leakage	-10	10		μA	0 V V _{IN} + 5.25 V
I _{OL}	Output Leakage	-10	10		μA	0 V V _{IN} + 5.25 V
I _{IR}	Reset Input Current		-50		μA	V _{CC} = + 5.25 V, V _{RL} = 0 V
I _{CC}	Supply Current		50	25	mA	@ 16 MHz
			60	35	mA	@ 20 MHz
I _{CC1}	Standby Current		15	5	mA	HALT Mode V _{IN} = 0 V, V _{CC} @ 16 MHz
			20	10	mA	HALT Mode V _{IN} = 0 V, V _{CC} @ 20 MHz
I_{CC2}^{a}	Standby Current		20	5	μA	STOP Mode V _{IN} = 0 V, V _{CC} @ 16 MHz
			20	5	μA	STOP Mode V_{IN} = 0 V, V_{CC} @ 20 MHz

 a. ICC2 requires loading TMR (F1Hh) with any value prior to STOP execution. Use this sequence: LD TMR,#00 NOP

STOP



Number	Symbol	Equation
1	TdA(AS)	0.40 TpC + 0.32
2	TdAS(A)	0.59 TpC - 3.25
3	TdAS(DR)	2.83 TpC + 6.14
4	TwAS	0.66 TpC - 1.65
6	TwDSR	2.33 TpC - 10.56
7	TwDSW	1.27 TpC + 1.67
8	TdDSR(DR)	1.97 TpC - 42.5
10	TdDS(A)	0.8 TpC
11	TdDS(AS)	0.59 TpC - 3.14
12	TdR/W(AS)	0.4 TpC
13	TdDS(R/W)	0.8 TpC - 15
14	TdDW(DSW)	0.4 sTpC
15	TdDS(DW)	0.88 TpC - 19
16	TdA(DR)	4 TpC - 20
17	TdAS(DS)	0.91 TpC - 10.7
18	TdDM(AS)	0.9 TpC - 26.3





Figure 25. Additional Timing





Figure 36. Port 0 and 1 Mode Register (F8_H: Write Only)



Instruction	Address Mode		Opcode	Flag	Flags Affected				
and Operation	dst	src	Byte (Hex)	С	Z	S	v	D	н
if cc is true,			c = 0 - F						
PC←dst	IRR		30						
JR cc, dst	RA		cB	-	-	-	-	-	-
if cc is true,			c = 0 - F						
PC←PC + dst									
Range: +127,									
-128									
LD dst, src	r	Im	rC	-	-	-	-	-	-
dst←src	r	R	r8						
	R	r	r9						
			r = 0-F						
	r	Х	C7						
	Х	r	D7						
	r	lr	E3						
	Ir	r	F3						
	R	R	E4						
	R	IR	E5						
	R	IM	E6						
	IR	IM	E7						
	IR	R	F5						
LDC dst, src	r	Irr	C2	-	-	-	-	-	-
dst←src									
LDCI dst, src	Ir	Irr	C3	-	-	-	-	-	-
dst←src									
r←r + 1;									
rr←rr + 1									
NOP			FF	-	-	-	-	-	-
OR dst, src	Note ^a		4[1	-	*	*	0	-	-

Table 32. Instruction Summary (Continued)



OPCODE MAP



Figure 47. Opcode Map



PACKAGE INFORMATION





CONTROLLING DIMENSIONS : INCH

Figure 48. 40-Pin DIP Package Diagram



SYMBOL	MILLIN	IETER	IN	СН
STMDOL	MIN	MIN MAX		MAX
A	4.27	4.57	0.168	0.180
A1	2.41	2.92	0.095	0.115
D/E	17.40	17.65	0.685	0.695
D1/E1	16.51	16.66	0.650	0.656
D2	15.24	16.00	0.600	0.630
e	1.27	BSC	0.050	BSC

NOTES: 1. CONTROLLING DIMENSION : INCH 2. LEADS ARE COPLANAR WITHIN 0.004". 3. DIMENSION : <u>MM</u> INCH

Figure 49. 44-Pin PLCC Package Diagram





SYMBOL	MILLIMETER		INCH	
	MIN	MAX	MIN	MAX
A1	0.05	0.25	.002	.010
A2	2.00	2.25	.078	.089
b	0.25	0.45	.010	.018
с	0.13	0.20	.005	.008
HD	13.70	14.15	.539	.557
D	9.90	10.10	.390	.398
HE	13.70	14.15	.539	.557
E	9.90	10.10	.390	.398
е	0.80 BSC		.0315 BSC	
L	0.60	1.20	.024	.047

NOTES: 1. CONTROLLING DIMENSIONS : MILLIMETER 2. LEAD COPLANARITY : MAX <u>.10</u> .004"

DETAIL A

Figure 50. 44-Pin LQFP Package Diagram

ORDERING INFORMATION

700504				
286261				
16 MHz		20 MHz		
40-Pin DIP	44-Pin PLCC	40-Pin DIP	44-Pin PLCC	
Z86E6116PSC	Z86E6116VSC	Z86E6120PSC	Z86E6120VSC	
Z86E63				
16 MHz		20 MHz		
40-Pin DIP	44-Pin PLCC	40-Pin DIP	44-Pin PLCC	
Z86E6316PSC	Z86E6316VSC	Z86E6320PSC	Z86E6320VSC	

For fast results, contact your local Zilog sales office for assistance in ordering the part desired.



CODES

- Preferred Package
 P = Plastic DIP
 - V = Plastic Chip Carrier
- Temperature S = 0°C to +70°C
- Speeds
 12 = 16 MHz
 16 = 20 MHz
- Environmental C = Plastic Standard

Example:

