



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21368sdfp-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3 Block Diagram

Figure 1.2 shows the Block Diagram.




Figure 1.2 Block Diagram



1.5 Pin Functions

Tables 1.7 and 1.8 list Pin Functions.

Table 1.7	Pin Functions (1)
-----------	-------------------

Item	Pin Name	I/O	Description
Power supply input	VCC, VSS	_	Apply 1.8 V through 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply input for the A/D converter. Connect a capacitor between pins AVCC and AVSS.
Reset input	RESET	I	Applying a low level to this pin resets the MCU.
MODE	MODE	I	Connect this pin to the VCC pin via a resistor.
XIN clock input	XIN	I	I/O for the XIN clock generation circuit.
XIN clock output	XOUT	I/O	Connect a ceramic resonator or a crystal oscillator between pins XIN and XOUT. ⁽¹⁾ To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	I/O for the XCIN clock generation circuit.
XCIN clock output	XCOUT	I/O	Connect a crystal oscillator between pins XCIN and XCOUT. ⁽¹⁾ To use an external clock, input it to the XCOUT pin and leave the XCIN pin open.
INT interrupt input	INT0 to INT4	I	INT interrupt input.
Key input interrupt	KI0 to KI3	I	Key input interrupt input.
Timer RJ_0	TRJIO_0	I/O	Input/output for timer RJ.
	TRJO_0	0	Output for timer RJ.
Timer RB2_0	TRBO_0	0	Output for timer RB2.
Timer RC_0	TRCCLK_0	I	External clock input.
	TRCTRG_0	I	External trigger input.
	TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0	I/O	Input/output for timer RC.
Timer RE2	TMRE2O	0	Divided clock output.
Serial interface	CLK_0, CLK_1	I/O	Transfer clock input/output.
(UART0)	RXD_0, RXD_1	I	Serial data input.
	TXD_0, TXD_1	0	Serial data output.
Serial interface	CTS2	I	Input for transmission control.
(UART2)	RTS2	0	Output for reception control.
	SCL2	I/O	I ² C mode clock input/output.
	SDA2	I/O	I ² C mode data input/output.
	RXD2	I	Serial data input.
	TXD2	0	Serial data output.
	CLK2	I/O	Transfer clock input/output.
Synchronous serial	SSI_0	I/O	Data input/output.
communication unit	SCS_0	I/O	Chip-select input/output.
(SSU_0)	SSCK_0	I/O	Clock input/output.
	SSO_0	I/O	Data input/output.
I ² C bus (I ² C_0)	SCL_0	I/O	Clock input/output.
	SDA_0	I/O	Data input/output.
Reference voltage input	VREF	I	Reference voltage input for the A/D converter.
Note:			

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.




Item	Pin Name	I/O	Description
A/D converter	AN0 to AN11	I	Analog input for the A/D converter.
	ADTRG	I	External trigger input for the A/D converter.
Comparator B	IVCMP1, IVCMP3	I	Analog voltage input for comparator B.
	IVREF1, IVREF3	I	Reference voltage input for comparator B.
Touch sensor control unit	CHxA0, CHxA1, CHxB, CHxC	I/O	Control pins for electrostatic capacitive touch detection.
	CH00 to CH08, CH10, CH11, CH16 to CH25, CH27, CH28, CH31 to CH35	I	Electrostatic capacitive touch detection pins.
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6	I/O	8-bit CMOS input/output ports. Each port has an I/O select direction register, enabling switching input and output for each pin. For input ports, the presence or absence of a pull-up resistor can be selected by a program. All ports can be used as LED drive (high drive) ports.
Input port	P4_2	I	Input-only port.


Table 1.8Pin Functions (2)



Central Processing Unit (CPU) 2.

Figure 2.1 shows the 13 CPU Registers. The registers R0, R1, R2, R3, A0, A1, and FB form a single register bank. The CPU has two register banks.







2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts. Interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction for a software interrupt numbered from 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns eight processor interrupt priority levels from 0 to 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

The write value must be 0. The read value is undefined.



Address

0007Ah 0007Bh 0007Ch 0007Dh 0007Eh 0007Fh 00080h

00081h

00082h 00083h 00084h

00085h 00086h

00087h

00088h 00089h 0008Ah 0008Bh

0008Dh 0008Eh

00090h

00091h

00092h

00093h

00094h 00095h

00096h

00097h 00098h

00099h 0009Ah 0009Bh 0009Ch 0009Dh 0009Eh 0009Fh 000A0h 000A1h 000A2h 000A3h 000A4h 000A5h 000A8h 000A9h 000AAh 000ABh 000ACh 000ADh 000AEh 000AFh 000B0h 000B1h 000B4h

U0MR_0 U0BRG_0

U0TB_0

U0C0_0 U0C1_0

U0RB_0

U0IR_0

LINCT_0 0008Fh LINST_0

U0MR_1

U0BRG_1

U0TB_1

U0C0_1

U0C1_1

U0RB_1

U0IR_1

0008Ch LINCR2_0

Register Name	After Reset	Remarks
UARTO_0 Bit Rate Register		
UARIO_0 Transmit Buffer Register		
UADTO O Transmit/Dessitive Control Desister O		
ONTRIO_O RECEIVE DUITET REGISTER		
UARTO 0 Interrupt Flag and Enable Register	00h	
		1
LIN 0 Special Function Register	00h	
LIN_0 Control Register	00h	
LIN_0 Status Register	00h	
UART0_1 Transmit/Receive Mode Register	00h	
UART0_1 Bit Rate Register	XXh	
UART0_1 Transmit Buffer Register	XXh	
UART0_1 Receive Buffer Register	XXXXh	
UART0_1 Interrupt Flag and Enable Register	00h	
		1
		1
		1
		1
	UART0_0 Transmit/Receive Mode Register UART0_0 Bit Rate Register UART0_0 Transmit Buffer Register UART0_0 Transmit/Receive Control Register 0 UART0_0 Transmit/Receive Control Register 1 UART0_0 Receive Buffer Register UART0_0 Interrupt Flag and Enable Register UART0_0 Interrupt Flag and Enable Register LIN_0 Special Function Register LIN_0 Control Register LIN_0 Control Register UART0_1 Transmit/Receive Mode Register	UART0_0 Transmit/Receive Mode Register 00h UART0_0 Bit Rate Register XXh UART0_0 Transmit Buffer Register XXh UART0_0 Transmit/Receive Control Register 0 0000100b UART0_0 Transmit/Receive Control Register 1 0000000b UART0_0 Transmit/Receive Control Register 1 00000010b UART0_0 Receive Buffer Register XXXh UART0_0 Interrupt Flag and Enable Register 00h LIN_0 Special Function Register 00h LIN_0 Control Register 00h UART0_1 Transmit/Receive Mode Register 00h UART0_1 Transmit/Receive Mode Register 00h UART0_1 Transmit/Receive Mode Register 00h UART0_1 Transmit/Receive Control Register 0 00h UART0_1 Transmit/Receive Control Register 0 0000100b UART0_1 Transmit/Receive Control Register 1 0000010b UART0_1 Transmit/Receive Control Register 1 00000010b UART0_1 Transmit/Receive Control Register 1 00000010b UART0_1 Receive Buffer Register XXh

Table 3.3	SFR Information (3) ⁽¹⁾
-----------	------------------------------------

000B5h 000B8h 000B9h

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.



Address	Symbol	Register Name	After Reset	Remarks
00280h	DTCTL	DTC Activation Control Register	00h	
00281h				
00282h				
00283h				
00284h				
00285h				
00286h				
00287h				
00288h	DTCEN0	DTC Activation Enable Register 0	00h	
00289h	DTCEN1	DTC Activation Enable Register 1	00h	
0028Ah	DTCEN2	DTC Activation Enable Register 2	00h	
0028Bh	DTCEN3	DTC Activation Enable Register 3	00h	
0028Ch	DICENS	DTO Activation Enable Register 5	0011	
	DTOENS			
0028Dh	DTCEN5	DTC Activation Enable Register 5	00h	
0028Eh	DTCEN6	DTC Activation Enable Register 6	00h	
0028Fh				
00290h	CRCSAR	SFR Snoop Address Register	0000h	
00291h				
00292h	CRCMR	CRC Control Register	00h	
				<u> </u>
00293h	0000		00001	ł
00294h	CRCD	CRC Data Register	0000h	
00295h				
00296h	CRCIN	CRC Input Register	00h	
00297h				
00298h				
00299h				
00293h	-			
0029Bh				
0029Ch				
0029Dh				
0029Eh				
0029Fh				
00230h	TRJ_0SR	Timer RJ_0 Pin Select Register	08h	
	IKJ_USK		0011	
002A1h				
002A2h				
002A3h				
002A4h				
002A5h	TRCCLKSR	Timer RCCLK Pin Select Register	00h	
002A6h	TRC_0SR0	Timer RC_0 Pin Select Register 0	00h	
002A7h	TRC_0SR1	Timer RC_0 Pin Select Register 1		
	IRC_05RI	Timer RC_0 Pin Select Register T	00h	
002A8h				
002A9h				
002AAh				
002ABh				
002ACh	ł			1
002ADh	TIMSR	Timer Pin Select Register	00h	
002AEh	U_0SR	UART0_0 Pin Select Register	00h	
002AFh	U_1SR	UART0_1 Pin Select Register	00h	1
002B0h				
002B1h				
002B2h	U2SR0	UART2 Pin Select Register 0	00h	1
002B3h	U2SR1	UART2 Pin Select Register 1	00h	1
	020111			
002B4h	+			ł
002B5h				
002B6h	INTSR0	INT Interrupt Input Pin Select Register 0	00h	
002B7h				
002B8h				1
002B9h	PINSR	I/O Function Pin Select Register	00h	
002B9h			001	
				l
002BBh				
002BCh				
002BCh	PMCSEL	Pin Assignment Select Register	00h	

Table 3.9SFR Information (9) (1)

Note:

1. The blank areas are reserved. No access is allowed.



Table 3.13	SFR Information (13) ⁽¹⁾
------------	-------------------------------------

Address	Symbol	Register Name	After Reset	Remarks
06C0Ah		Area for storing DTC transfer vector 10	XXh	
06C0Bh		Area for storing DTC transfer vector 11	XXh	
06C0Ch		Area for storing DTC transfer vector 12	XXh	
06C0Dh		Area for storing DTC transfer vector 13	XXh	
06C0Eh		Area for storing DTC transfer vector 14	XXh	
06C0Fh		Area for storing DTC transfer vector 15	XXh	
06C10h		Area for storing DTC transfer vector 16	XXh	
06C11h		Area for storing DTC transfer vector 17	XXh	
06C12h		Area for storing DTC transfer vector 18	XXh	
06C13h		Area for storing DTC transfer vector 19	XXh	
06C14h				
06C15h				
06C16h		Area for storing DTC transfer vector 22	XXh	
06C17h		Area for storing DTC transfer vector 23	XXh	
06C18h		Area for storing DTC transfer vector 24	XXh	
06C19h		Area for storing DTC transfer vector 25	XXh	
06C1Ah				
06C1Bh				
06C1Ch				
06C1Dh	1			1
06C1Eh				
06C1Fh				
06C20h				
06C20h				
06C22h				
06C23h				
06C24h				
06C25h				
06C25h				
06C20h				
06C27h				
06C28h				
06C2911		Area for storing DTC transfer vestor 42	VYb.	
06C2An		Area for storing DTC transfer vector 42	XXh	
06C2Bh				
06C2Dh				
06C2Eh				
06C2Fh				
06C30h			200	
06C31h		Area for storing DTC transfer vector 49	XXh	
06C32h			200	
06C33h		Area for storing DTC transfer vector 51	XXh	
06C34h		Area for storing DTC transfer vector 52	XXh	
06C35h		Area for storing DTC transfer vector 53	XXh	
06C36h		Area for storing DTC transfer vector 54	XXh	
06C37h				
06C38h				
06C39h				
06C3Ah				
06C3Bh				
06C3Ch				
06C3Dh				
06C3Eh				
06C3Fh				
06C40h	DTCCR0	DTC Control Register 0	XXh	
06C41h	DTBLS0	DTC Block Size Register 0	XXh	
06C42h	DTCCT0	DTC Transfer Count Register 0	XXh	
06C43h	DTRLD0	DTC Transfer Count Reload Register 0	XXh	
06C44h	DTSAR0	DTC Source Address Register 0	XXXXh	
06C45h	-	<u> </u>		
06C46h	DTDAR0	DTC Destination Address Register 0	XXXXh	1
	1			
06C47h 06C48h	DTCCR1	DTC Control Register 1	XXh	

X: Undefined

Note: 1. The blank areas are reserved. No access is allowed.

Address Syr	mbol Area Name	After Reset	Address size
:			
0FFDBh OFS2	Option Function Select Register 2	(Note 1)	
0FFDFh ID1		(Note 2)	
:			
0FFE3h ID2		(Note 2)	
:			
0FFEBh ID3		(Note 2)	
:			
0FFEFh ID4		(Note 2)	
:			
0FFF3h ID5		(Note 2)	
:			-
0FFF7h ID6		(Note 2)	
:			1
0FFFBh ID7		(Note 2)	
:			1
0FFFFh OFS	Option Function Select Register	(Note 1)	

Table 3.17 ID code Area, Option Function Select Area


Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the option function select area. Erasing the block including the option function select area sets the option function select area to FFh.

The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the ID code area. Erasing the block including the ID code area sets the ID code area to FFh.










Table 4.8Voltage Detection 1 Circuit Characteristics
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Cumhal	Parameter	Conditions	Standard			Unit
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level Vdet1_0 ⁽¹⁾	When Vcc falls	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (1)	When Vcc falls	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽¹⁾	When Vcc falls	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽¹⁾	When Vcc falls	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	When Vcc falls	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽¹⁾	When Vcc falls	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽¹⁾	When Vcc falls	2.80	3.10	3.40	V
	Voltage detection level Vdet1_7 ⁽¹⁾	When Vcc falls	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 ⁽¹⁾	When Vcc falls	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽¹⁾	When Vcc falls	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	When Vcc falls	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	When Vcc falls	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	When Vcc falls	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	When Vcc falls	3.85	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	When Vcc falls	4.00	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	When Vcc falls	4.15	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit	Vdet1_0 to Vdet1_5 selected	_	0.07	—	V
		Vdet1_6 to Vdet1_F selected	_	0.10		V
_	Voltage detection 1 circuit response time ⁽²⁾	At the falling of Vcc from 5 V to (Vdet1 – 0.1) V	_	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	—	1.7	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		_	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 4.9Voltage Detection 2 Circuit Characteristics
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	Falanetei	Conditions	Min.	Тур.	Max.	Unit	
Vdet2	Voltage detection level Vdet2_0	When Vcc falls	3.70	4.00	4.30	V	
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.1	_	μs	
-	Voltage detection 2 circuit response time ⁽¹⁾	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	_	20	150	μs	
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μA	
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾			—	100	μs	

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



Table 4.16DC Characteristics (3) $[2.7 V \le Vcc < 4.2 V]$
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol		Parameter	Conc	litions	Standard			Unit
Symbol		Farameter	Conc	1110115	Min.	Тур.	Max.	Unit
Vон	Output high voltage	Other than XOUT	Drive capacity is high	Iон = -5 mA	Vcc – 0.5	_	Vcc	V
			Drive capacity is low	Iон = –1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		Іон = –200 μА	1.0		Vcc	V
Vol	Output low voltage	Other than XOUT	Drive capacity is high	IoL = 5 mA	—		0.5	V
			Drive capacity is low	lo∟ = 1 mA	—		0.5	V
		XOUT		IoL = 200 μA	—	_	0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0	Vcc = 3.0 V		0.1	0.4	_	V
		RESET			-		—	-
Ін	Input high cu		VI = 3.0 V		—	—	1.0	μA
lı∟	Input low cur		VI = 0 V		—	_	-1.0	μA
RPULLUP	Pull-up resis		VI = 0 V		42	84	168	kΩ
RfXIN	Feedback resistance	XIN			—	0.3	—	MΩ
Rfxcin	Feedback resistance	XCIN			_	8	—	MΩ
VRAM	RAM hold vo	bltage	During stop mode		1.8		—	V



Table 4.19DC Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise
specified)

		Conditions									Standard (4)		
Symbol	Parameter	arameter		Oscillation		On-Chip Oscillator		Low-Power-					Unit
			XIN (2)	XCIN	High- Speed	Low- Speed	CPU Clock	Consumption Setting	Other	Min.	Тур.	Max.	
lcc	Power	High-	5 MHz	Off	Off	125 kHz	No division	_		—	2.2	-	mA
	supply current ⁽¹⁾	speed clock mode	5 MHz	Off	Off	125 kHz	Divide-by-8	-		-	0.8	Ι	mA
		High-	Off	Off	5 MHz ⁽³⁾	125 kHz	No division	_		—	2.5	10	mA
		speed on- chip	Off	Off	5 MHz ⁽³⁾	125 kHz	Divide-by-8	—		—	1.7	-	mA
		oscillator mode	Off	Off	4 MHz ⁽³⁾	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		-	1	-	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		-	90	300	μA
		Low- speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		-	80	350	μA
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	-	15	90	μA
			Off	Off	Off	125 kHz	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	-	4	80	μA
			Off	32 kHz	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	—	μA
		Stop mode	Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	-	2.2	6	μA
			Off	Off	Off	Off	-	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	-	30	_	μA

Notes:

1. Vcc = 1.8 V to 2.7 V, single-chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. fHOCO-F

4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



4.5 AC Characteristics


Table 4.20Timing Requirements of Clock Synchronous Serial I/O with Chip Select
(during Master Operation)
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol	Parameter	Conditions	Star	Unit			
Symbol	Farameter	Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle time		4.00			tcyc (1)	
tHI	SSCK clock high width		0.40	-	0.60	tsucyc	
t∟o	SSCK clock low width		0.40		0.60	tsucyc	
t RISE	SSCK clock rising time	$2.7~V \leq Vcc \leq 5.5~V$	—		0.50	tcyc (1)	
		$1.8~V \leq Vcc < 2.7~V$	—		1.00	tcyc (1)	
t FALL	SSCK clock falling time	$2.7~V \leq Vcc \leq 5.5~V$	—		0.50	tCYC ⁽¹⁾	
		$1.8~V \leq Vcc < 2.7~V$	—	—	1.00	tCYC ⁽¹⁾	
tsu	SSI, SSO data input setup time	$4.5~V \le Vcc \le 5.5~V$	60	—	_	ns	
		$2.7~V \leq Vcc < 4.5~V$	70		—	ns	
		$1.8~V \leq Vcc < 2.7~V$	100			ns	
tΗ	SSI, SSO data input hold time	$2.7~V \leq Vcc \leq 5.5~V$	2.00			tcyc (1)	
		$1.8~V \leq Vcc < 2.7~V$	2.00		—	tcyc (1)	
tlead	SCS-SCK output delay time		0.5 tsucyc - 1 tcyc		—	ns	
tlag	SCK -SCS output valid time		0.5 tsucyc - 1 tcyc	—	—	ns	
top	SSO data output delay time	$2.7~V \leq Vcc \leq 5.5~V$	—	—	30.00	ns	
		$1.8~V \leq Vcc < 2.7~V$	—	_	1.00	tCYC ⁽¹⁾	

Note:

1. 1tcyc = 1/f1 (s)





RENESAS

		Standard							
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3 V,	Topr = 25°C	Vcc = 5 V, Topr = 25°C		Unit	
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(XOUT)	XOUT input cycle time	200	_	50	_	50	—	ns	
twh(xout)	XOUT input high width	90	—	24	_	24	_	ns	
twl(xout)	XOUT input low width	90	—	24	—	24	—	ns	
tc(XCIN)	XCIN input cycle time	14	_	14	—	14	—	μs	
twh(xcin)	XCIN input high width	7	—	7	—	7	—	μs	
twl(xcin)	XCIN input low width	7	—	7	_	7	_	μs	

Table 4.22 External Clock Input (XOUT, XCIN)




Figure 4.7 External Clock Input Timing Diagram

Table 4.23 Timing Requirements of TRJIO

		Standard						
Symbol	Symbol Parameter		Vcc = 2.2 V, Topr = 25°C		Vcc = 3 V, Topr = 25°C		Vcc = 5 V, Topr = 25°C	
		Min.	Max.	Min.	Max.	Min.	Max.	
tc(TRJIO)	TRJIO input cycle time	500	—	300	—	100	—	ns
twh(trjio)	TRJIO input high width	200	—	120	—	40	—	ns
twl(trjio)	TRJIO input low width	200	—	120	—	40	—	ns




Figure 4.8 Input Timing of TRJIO



Table 4.26Timing Requirements of External Interrupt INTi (i = 0 to 4) and Key Input Interrupt \overline{KIj} (j = 0 to 3)

		Standard							
Symbol	/mbol Parameter		Vcc = 2.2 V, Topr = 25°C		Vcc = 3 V, Topr = 25°C		Vcc = 5 V, Topr = 25°C		
		Min.	Max.	Min.	Max.	Min.	Max.		
tw(INH)	INTi input high width, Klj input high width	1000 (1)	—	380 (1)	—	250 (1)	—	ns	
tw(INL)	INTi input low width, Klj input low width	1000 (2)	—	380 (2)	—	250 (2)	—	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input high pulse width of either (1/digital filter sampling frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input low pulse width of either (1/digital filter sampling frequency x 3) or the minimum value of standard, whichever is greater.





Figure 4.10 Input Timing of External Interrupt INTi and Key Input Interrupt KIj (i = 0 to 4; j = 0 to 3)







```
REVISION HISTORY
```

R8C/36T-A Group Datasheet

Boy	Dete	Description			
Rev.	Rev. Date Pag		Summary		
0.01	Feb 23, 2011	—	First Edition issued		
1.00	Dec 09, 2011	All pages	"Preliminary", "Under development" deleted, "sensor control unit" \rightarrow "touch sensor control unit"		
		2, 3	Tables 1.1 and 1.2 revised		
		6	Figure 1.3 "P3_10/CH10" → "P3_1/CH10"		
		11	Table 1.8 "Touch sensor control unit" added		
		13	2.1 revised		
		16, 17, 19 to 22, 24 to 28	Tables 3.1, 3.2, 3.4 to 3.7, 3.9 to 3.13		
		32	Table 3.17 revised, Note 2 added		
		33 to 56	"4. Electrical Characteristics" added		

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.