

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21368snfa-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.1.2 Specifications

Tables 1.1 and 1.2 outline Specifications.

ltem	- Eunction	Description
	Control	Description
CPU	Central	R&C CPU core
	processing unit	Minimum instruction execution time:
		50 ps (CPL clock = 20 MHz \sqrt{CC} = 2.7 V to 5.5 V)
		$200 \text{ ps} (CPU \text{ clock} - 5 \text{ MHz})/CC - 1.8 \laple to 5.5 \lambda)$
		• Multiplier: 16 bits \times 16 bits \rightarrow 32 bits
		• Multiplier. To bits \times To bits \rightarrow 32 bits • Multiplicaccumulate instruction: 16 bits \times 16 bits \pm 32 bits \rightarrow 32 bits
		Operating mode: Single-chip mode (address space: 1 Mbyte)
Momony		Pefer to Table 1 2 Broduct List
Memory	data flash	
Voltage	Voltage detection	Power-on reset
detection	circuit	 Voltage detection with three check points (the detection levels for voltage
		detection 0 and voltage detection 1 can be selected.)
I/O ports	Programmable	Input only: 1
	I/O ports	CMOS I/O: 59, selectable pull-up resistor
		High current drive ports: 59
Clock	Clock generation	• 4 circuits: XIN clock oscillation circuit, XCIN clock oscillation circuit,
	circuits	high-speed on-chip oscillator (with frequency adjustment function),
		low-speed on-chip oscillator
		 Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Divided by 1, 2, 4, 8, or 16 can be selected
		 Low-power mode: Standard operating mode (high-speed clock, low-speed
		clock, high-speed on-chip oscillator, low-speed on-chip
		oscillator), wait mode, stop mode
Interrupts		Number of interrupt vectors: 69
		• External interrupt inputs: 9 (INT × 5, key input × 4)
		Priority levels: 7
Event link conti	roller (ELC)	• Events output from peripheral functions can be linked to events input to
		different peripheral functions.
		(30 sources × 10 types of event link operations)
		Events can be handled independently from interrupt requests.
Watchdog time	r	• 14 bits × 1
		Selectable reset start function
		Selectable low-speed on-chip oscillator for the watchdog timer
DTC (data tran	sfer controller)	• 1 channel
		Activation sources: 27
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timers RJ_0	16 bits x 1: 1 circuit integrated on-chip
		Timer mode (periodic timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB2_0	16 bits x 1: 1 circuit integrated on-chip
		Timer mode (periodic timer), programmable waveform generation mode
		(PWM output), programmable one-shot generation mode, programmable wait
		one-shot generation mode
	Timers RC_0	16 bits (with 4 capture/compare registers) × 1: 1 circuit integrated on-chip
		Timer mode (input capture function, output compare function), PWM mode
		(output: 3 pins), PWM2 mode (PWM output: 1 pin)
	Timer RE2	8 bits × 1
		Compare match timer mode, real-time clock mode



		SSI 1/12C		Timer RJ		Timer RB2				
Port	Pin No.	SCL 0	SDA 0	551.0	<u>SCS 0</u>	SSCK 0	SSO 0			TRBO 0
P0_0	56	002_0	05//_0	001_0	000_0	0001(_0	000_0	1100_0	1100_0	1100_0
P0_0	55									
FU_1	55									
FU_2	59									
P0_3	53									
P0_4	52									
P0_5	51									
P0_6	50									
P0_7	49									
P1_0	48									
	47									
F1_2	40									TRRO 0
P1_3	43									TRBO_0
F1_4	44									
P1_6	43								1100_0	
P1_0	42									
P2 0	27									
P2 1	26									
P2 2	25									
P2 3	24	<u> </u>				<u> </u>				<u> </u>
P2 4	23									
P2 5	22									
P2 6	21	<u> </u>				<u> </u>				<u> </u>
P2 7	20									
P3_0	1							TR-IO 0		
P3_1	29							1100_0		
P3_2	64								TR.IIO 0	
P3_3	19				SCS 0					
P3_4	18			SSL 0	000_0					
P3 5	17	SCL 0				SSCK 0				
P3 6	28									-
P3 7	16		SDA 0				SSO 0			
P4 2	2									
P4 3	4									
P4 4	5									
P4 5	40									
P4 6	9									
P4 7	7									
P5 0	15									
P5_1	14									
 P5_2	13									
P5_3	12									
 P5_4	11									
_ P5_6	63									
_ P5_7	62									
P6_0	61									
 P6_1	60									
P6_2	59									
P6_3	58									
P6_4	57									
P6_5	39									
P6_6	38									
P6_7	37									
P8_0	36									
P8_1	35									
P8_2	34									
P8_3	33									
P8_4	32									
P8_5	31									
P8_6	30									

Table 1.5 Pin Name Information by Pin Number (SSU/I²C, Timer RJ, and Timer RB2)





Dert	Die Me			Time	er RC			Timer RE2	Others		
Port	PIN NO.	TRCCLK_0	TRCIOA_0	TRCIOB_0	TRCIOC_0	TRCIOD_0	TRCTRG_0	TMRE20		Others	
P0_0	56		TRCIOA_0				TRCTRG_0		AN7		
P0 1	55		TRCIOA 0				TRCTRG 0		AN6		
P0.2	54						TRCTRG 0		AN5		
P0 3	53		inteleri_e	TRCIOR 0					AN4		
P0_3	50							TMPE2O	AN2		
F0_4	52			TRCIOB_0				TWIKE20	ANG		
P0_5	51			TRCIOB_0					AN2		
P0_6	50					TRCIOD_0			AN1		
P0_7	49				TRCIOC_0				AN0		
P1_0	48					TRCIOD_0			AN8	KI0	
P1_1	47		TRCIOA_0				TRCTRG_0		AN9	KI1	
P1_2	46			TRCIOB_0					AN10	KI2	
P1_3	45				TRCIOC_0				AN11	KI3	
P1_4	44	TRCCLK_0									
P1 5	43										
P1.6	42								IVREF1		CHOO
D1 7	44								IVCMD1		CH01
F1_/	41			TROIDE					IVCIMET		CHUI
P2_0	27			TRCIOB_0							CH16
P2_1	26				TRCIOC_0						CH17
P2_2	25					TRCIOD_0					CH18
P2_3	24										CH19
P2_4	23										CH20
P2_5	22										CH21
P2_6	21										CH22
P2 7	20										CH23
P3_0	1										CH24
P3 1	20										CH10
P2_0	23										CLIDE
P3_2	64										CH25
P3_3	19	TRCCLK_0							IVCMP3		
P3_4	18				TRCIOC_0				IVREF3		
P3_5	17					TRCIOD_0					
P3_6	28										CH11
P3_7	16										
P4_2	2								VREF		
P4_3	4								XCIN		
P4 4	5								XCOUT		
P4 5	40								ADTRG		CH02
P4 6	Q								XIN		
D4 7	7								YOUT		
PF_0	15	TROCIKA							7001		
P5_0	15	TRUCLK_0									
P5_1	14		TRCIOA_0				TRCTRG_0				
P5_2	13			TRCIOB_0							
P5_3	12				TRCIOC_0						
P5_4	11					TRCIOD_0					
P5_6	63										CH27
P5_7	62										CH28
P6_0	61							TMRE2O			CH31
P6 1	60										CH32
P6 2	59										CH33
P6 3	58			1			1			1	CH34
PC_3	50										CHOF
F0_4	07			TROIDE							01/30
P6_5	39			TRCIOB_0							CH03
P6_6	38				TRCIOC_0						CH04
P6_7	37					TRCIOD_0					CH05
P8_0	36										CH06
P8_1	35										CH07
P8_2	34										CHxA0
P8 3	33										CHxA1
P8 4	32										CHxB
P8 5	31			1			1			1	CHYC
P0_3	20										CHOO
P6_6	30										CH08

Table 1.6 Pin Name Information by Pin Number (Timer RC, Timer RE2, and Others)



2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3. R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.



3. Address Space

3.1 Memory Map

Figure 3.1 shows the Memory Map. The R8C/36T-A Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000h. For example, a 64-Kbyte internal ROM is allocated at addresses 08000h to 17FFFh.

The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated at addresses 07000h to 07FFFh.

The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.



Figure 3.1 Memory Map



Address	Symbol	Register Name	After Reset	Remarks
0017Ah	TREIFR	Timer RE2 Interrupt Flag Register	00h	
0017Bh	TREIER	Timer RE2 Interrupt Enable Register	00h	
0017Ch	TREAMN	Timer RF2 Alarm Minute Register	00h	
0017Dh	TREAHR	Timer RE2 Alarm Hour Register	00b	
0017Dh		Timer RE2 Alarm Day of the Wook Register	00h	
0017EH		Timer RE2 Alariti Day-ol-life-week Register	0011	
0017Fh	TREPRC	Timer RE2 Protect Register	uun	
00180h				
to				
001FFh				
00200h	AD0	A/D Register 0	00h	
00201h		Ŭ	00h	
00202h	AD1	A/D Register 1	00h	
00202h	101		00h	
0020311	4.000	A/D Deviator 2	00h	
002040	ADZ	A/D Register 2	001	
00205h			UUn	
00206h	AD3	A/D Register 3	00h	
00207h			00h	
00208h	AD4	A/D Register 4	00h	
00209h			00h	
0020Ah	AD5	A/D Register 5	00h	
0020Bb	1		00h	
0020Ch	AD6	A/D Register 6	00b	
002001			00b	
0020011	4.07	A/D Desister 7	001	
UU2UEh	AD7	AU REGISTER /		
0020Fh			UUh	
00210h				
00211h				
00212h				
00213h				
00214h	ADMOD	A/D Mode Register	00h	
00211h		A/D Input Select Register	1100000b	
00215h		A/D Control Register 0	00b	
0021011	ADCONU	A/D Control Register 0	0011	
00217h	ADCON1	A/D Control Register 1	UUN	
00218h				
00219h				
0021Ah				
0021Bh				
0021Ch				
0021Dh				
0021Eh				
0021Eh				
0021111				
00220h				
00221h				
00222h				
00223h				
00224h				
00225h				
00226h				
00227h				
002285	INTCMP	Comparator B Control Register 0	00b	
002201				
002290				
0022Ah				
0022Bh				
0022Ch				
0022Dh				
0022Eh				
0022Fh	İ			
00230h	INTEN	External Input Enable Register 0	00h	
002316	INTEN1	External Input Enable Register 1	00b	
002011		INT Input Eiltor Soloct Pogistor 0	00b	
00232N		INT Input Filler Select Register 0		
00233h	INTE1		UUN	
00234h	INTPOL	INT Input Polarity Switch Register	UUh	
00235h				
00236h	KIEN	Key Input Interrupt Enable Register	00h	
00237h				
00238h	MSTCR0	Module Standby Control Register 0	00h	
00239h	MSTCR1	Module Standby Control Register 1	00h	
0020311			0011	

SFR Information (7)⁽¹⁾ Table 3.7

Note: 1. The blank areas are reserved. No access is allowed.



Address	Symbol	Register Name	After Reset	Remarks
0023Ah	MSTCR2	Module Standby Control Register 2	00h	
0023Bh	MSTCR3	Module Standby Control Register 3	00h	
0023Ch	MSTCR4	Module Standby Control Register 4	00h	
002304				
0023011				
0023EN				
0023Fh				
00240h				
00241h				
00242h				
00243h				
00244h				
00245h				
00245h				
0024011				
00247h				
00248h				
00249h				
0024Ah				
0024Bh				
0024Ch				
0024Dh				
0024Fb				
0024Eb				
0024111				
00250h				
00251h	507		(0000)/00/	
00252h	FST	Flash Memory Status Register	10000X00b	
00253h				
00254h	FMR0	Flash Memory Control Register 0	00h	
00255h	FMR1	Flash Memory Control Register 1	00h	
00256h	FMR2	Flash Memory Control Register 2	00h	
00257h	1	,		
00258b				
002506	1			
002090				
0025Ah				
0025Bh				
0025Ch				
0025Dh				
0025Eh				
0025Fh				
00260b		Address Match Interrupt Address 01 Register	XXXXh	
002616				
0020111		Address Match Interrupt Address OLL Deviator	000022226	
00262h		Address Match Interrupt Address UH Register		
00263h	AIENU	Address Match Interrupt Enable 0 Register	UUN	
00264h	AIADR1L	Address Match Interrupt Address 1L Register	XXXXh	
00265h				
00266h	AIADR1H	Address Match Interrupt Address 1H Register	0000XXXXb	
00267h	AIEN1	Address Match Interrupt Enable 1 Register	00h	
00268h				
00269h	ł			
002645				
0020411	1			
002001				
0026Ch				
0026Dh				
0026Eh				
0026Fh				
00270h				
00271h				
00272h	1			
00273b				
002746	+			L
0027411				
002750				
00276h				
00277h				
00278h				
00279h				
0027Ah				
0027Bh	1			
0027Ch				
002706	+			L
002701				
0027En				
0027Fh				
X: Undefine	ed			
Note:				

SFR Information (8) ⁽¹⁾ Table 3.8

1. The blank areas are reserved. No access is allowed.



Address	Symbol	Register Name	After Reset	Remarks
06C4Ah	DTCCT1	DTC Transfer Count Register 1	XXh	
06C4Bh	DTRLD1	DTC Transfer Count Reload Register 1	XXh	
06C4Ch	DTSAR1	DTC Source Address Register 1	XXXXh	
06C4Dh	1			
06C4Eh	DTDAR1	DTC Destination Address Register 1	XXXXh	
06C4Fh	1			
06C50h	DTCCR2	DTC Control Register 2	XXh	
06C51h	DTBL S2	DTC Block Size Register 2	XXh	
06C52h	DTCCT2	DTC Transfer Count Register 2	XXh	
060521		DTC Transfer Count Reload Register 2	XXh	
0605311		DTC mansier Courre Addross Pagister 2	XXXXk	
06055411	DIGARZ	DIO SUUCE AUDIESS REGISTER 2	~~~~	
000550		DTC Destination Address Desistant	VVVVb	
06056h	DTDAR2	Destination Address Register 2	777YU	
06C57h	D70004		10.4	
06C58h	DTCCR3	DIC Control Register 3	XXh	
06C59h	DTBLS3	DTC Block Size Register 3	XXh	
06C5Ah	DTCCT3	DTC Transfer Count Register 3	XXh	
06C5Bh	DTRLD3	DTC Transfer Count Reload Register 3	XXh	
06C5Ch	DTSAR3	DTC Source Address Register 3	XXXXh	
06C5Dh				
06C5Eh	DTDAR3	DTC Destination Address Register 3	XXXXh	
06C5Fh	1	-		
06C60h	DTCCR4	DTC Control Register 4	XXh	
06C61h	DTBLS4	DTC Block Size Register 4	XXh	
06C62h	DTCCT4	DTC Transfer Count Register 4	XXh	
060635	DTRI D4	DTC Transfer Count Reload Register 4	XXh	
060646	DTSARA	DTC Source Address Register 4	YYYYh	
060656	DI SAN4	DIO OUTLE AUDIESS REGISTEL 4		
060001		DTC Destinction Address Register 4	VVVVh	
000007	DIDAK4	DIG Destination Address Register 4	~~~~	
06C67h	DTOODE			
06C68h	DICCR5	DTC Control Register 5	XXN	
06C69h	DTBLS5	DTC Block Size Register 5	XXh	
06C6Ah	DTCCT5	DTC Transfer Count Register 5	XXh	
06C6Bh	DTRLD5	DTC Transfer Count Reload Register 5	XXh	
06C6Ch	DTSAR5	DTC Source Address Register 5	XXXXh	
06C6Dh				
06C6Eh	DTDAR5	DTC Destination Address Register 5	XXXXh	
06C6Fh	1	-		
06C70h	DTCCR6	DTC Control Register 6	XXh	
06C71h	DTBLS6	DTC Block Size Register 6	XXh	
06C72h	DTCCT6	DTC Transfer Count Register 6	XXh	
06C73h	DTRLD6	DTC Transfer Count Reload Register 6	XXh	
06C74h	DTSAR6	DTC Source Address Register 6	XXXXh	
060755				
060766		DTC Destination Address Register 6	XXXXh	
060775		DIO Desiliation Audress Register 0		
060705	DTCCD7	DTC Control Register 7	VVh	
		DTC CONTO REGISTER /		
06C79h	DIBLS/			
UGC/Ah		DIC Transfer Count Register /	xxn	
06C7Bh	DIRLD7	DTC Transfer Count Reload Register 7	XXh	
06C7Ch	DTSAR7	DTC Source Address Register 7	XXXXh	
06C7Dh				
06C7Eh	DTDAR7	DTC Destination Address Register 7	XXXXh	
06C7Fh				
06C80h	DTCCR8	DTC Control Register 8	XXh	
06C81h	DTBLS8	DTC Block Size Register 8	XXh	
06C82h	DTCCT8	DTC Transfer Count Register 8	XXh	
06C83h	DTRLD8	DTC Transfer Count Reload Register 8	XXh	
06C84h	DTSAR8	DTC Source Address Register 8	XXXXh	
06C85h	1			
06C86h	DTDAR8	DTC Destination Address Register 8	XXXXh	
060876				
060295	DTCCRO	DTC Control Register 9	XXh	
	DTPLED	DTC Control Register 9		
060041	DIBLOS	DTO DIUCK SIZE REGISTER 9		
0608AN		DTO Transfer Count Register 9		
06C8Bh	DTRLD9	DTC Transfer Count Reload Register 9	XXN	
06C8Ch	DTSAR9	DTC Source Address Register 9	XXXXh	
06C8Dh				
06C8Eh	DTDAR9	DTC Destination Address Register 9	XXXXh	
06C8Fh				
X: Undefine	ed			

Table 3.14SFR Information (14) (1)

Note:

1. The blank areas are reserved. No access is allowed.









Table 4.6Flash Memory (Data flash Block A to Block D) Characteristics
(Vcc = 2.7 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version),
unless otherwise specified)

Symbol	Parameter	Conditions	Standard			Unit
Symbol		Conditions	Min.	Тур.	Max.	Offic
—	Program/erase endurance (1)		10,000 (2)	_	—	times
—	Byte program time (Program and erase endurance \leq 1,000 times)		_	160	950	μs
-	Byte program time (Program and erase endurance > 1,000 times)		_	300	950	μs
-	Block erase time (Program and erase endurance \leq 1,000 times)		_	0.2	1	S
	Block erase time (Program and erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		—	_	3 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	_	—	μs
_	Time from suspend until erase restart		—	_	30 + CPU clock × 1 cycle	μs
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		—	_	30 + CPU clock × 1 cycle	μs
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8		5.5	V
_	Program, erase temperature		-20 (N ver.) -40 (D ver.)	_	85	°C
_	Data hold time ⁽⁶⁾	Ambient temperature = $55^{\circ}C^{(7)}$	20	_	_	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100, 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

6. The data hold time includes time that the power supply is off or the clock is not supplied.

7. The data hold time includes 7,000 hours under an environment of ambient temperature 85° C.



Table 4.8Voltage Detection 1 Circuit Characteristics
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Unit		
Cymbol	i didificici	Conditions	Min.	Тур.	Max. 2.40 2.55 2.70 2.85 3.00 3.15 3.40 3.55 3.70 3.85 4.00 4.15 4.30 4.45 4.60 4.75 - 150 - 100	Offic
Vdet1	Voltage detection level Vdet1_0 ⁽¹⁾	When Vcc falls	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 ⁽¹⁾	When Vcc falls	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 ⁽¹⁾	When Vcc falls	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 ⁽¹⁾	When Vcc falls	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 ⁽¹⁾	When Vcc falls	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 ⁽¹⁾	When Vcc falls	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 ⁽¹⁾	When Vcc falls	2.80	3.10	3.40	V
	Voltage detection level Vdet1_7 ⁽¹⁾	When Vcc falls	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 ⁽¹⁾	When Vcc falls	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 ⁽¹⁾	When Vcc falls	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	When Vcc falls	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B ⁽¹⁾	When Vcc falls	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	When Vcc falls	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	When Vcc falls	3.85	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	When Vcc falls	4.00	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	When Vcc falls	4.15	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in	Vdet1_0 to Vdet1_5		0.07	_	V
	voltage detection 1 circuit	selected				
		Vdet1_6 to Vdet1_F	_	0.10	—	V
	$\mathbf{Y} = \{\mathbf{y} \in \mathcal{A} \mid \mathbf{y} \in \mathcal{A} \}$	At the folling of Vee from 5 V		60	150	
_	Voltage detection 1 circuit response time (2)	to (Vdet1 – 0.1) V	—	60	150	μs
—	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽³⁾		—	—	100	μs

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.

2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.

3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 4.9Voltage Detection 2 Circuit Characteristics
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol	Parameter	Conditions		Unit		
Symbol	i alameter	Conditions	Min.	Тур.	Max.	Onit
Vdet2	Voltage detection level Vdet2_0	When Vcc falls	3.70	4.00	4.30	V
	Hysteresis width at the rising of Vcc in voltage detection 2 circuit			0.1		μs
_	Voltage detection 2 circuit response time ⁽¹⁾	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	—	20	150	μs
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts ⁽²⁾				100	μs

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.

2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.



4.4 DC Characteristics

Table 4.14DC Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V]
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol		Parameter Conditions Standard				Unit		
Symbol		i didinetei	Conc		Min.	Тур.	Max.	Unit
Vон	Output high voltage	Other than XOUT	Drive capacity is high	Iон = -20 mA	Vcc - 2.0	_	Vcc	V
			Drive capacity is low	Iон = -5 mA	Vcc - 2.0	—	Vcc	V
				Іон = –200 μА	Vcc - 0.3	_	Vcc	V
		XOUT		Іон = –200 μА	1.0	_	Vcc	V
Vol	Output low voltage	Other than XOUT	Drive capacity is high	IoL= 20 mA	—	—	2.0	V
			Drive capacity is low	IOL = 5 mA	—	_	2.0	V
				Ιοι = 200 μΑ	—	—	0.45	V
		XOUT		IoL = 200 μA	—	—	0.5	V
VT+-VT-	Hysteresis	INT0 to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0			0.1	1.2	-	V
		RESET	Vcc = 5.0 V		0.1	1.2	-	V
Ін	Input high cu	irrent	VI = 5.0 V		—	—	1.0	μA
l∟	Input low cur	rent	VI = 0 V		—	_	-1.0	μA
RPULLUP	Pull-up resis	tance	VI = 0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			-	0.3		MΩ
Rfxcin	Feedback resistance	XCIN			—	8	_	MΩ
VRAM	RAM hold vo	ltage	During stop mode		1.8	—	-	V



Table 4.16DC Characteristics (3) $[2.7 V \le Vcc < 4.2 V]$
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol	Parameter		Conditions		Standard			Unit
Symbol		Falameter	Conc	IIIIOIIS	Min.	Тур.	Max.	Unit
Vон	Output high voltage	Other than XOUT	Drive capacity is high	Iон = –5 mA	Vcc – 0.5		Vcc	V
			Drive capacity is low	Iон = –1 mA	Vcc - 0.5	_	Vcc	V
		XOUT		Іон = -200 μА	1.0	_	Vcc	V
Vol	Output low voltage	Other than XOUT	Drive capacity is high	lo∟ = 5 mA	—		0.5	V
			Drive capacity is low	IoL = 1 mA	—	_	0.5	V
		XOUT		IoL = 200 μA	—		0.5	V
VT+-VT-	Hysteresis	INT0 to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SCK_0, SSO_0			0.1	0.4	_	V
		RESET	VCC = 3.0 V		0.1	0.5	_	V
Ін	Input high cu	irrent	VI = 3.0 V		—	-	1.0	μA
lı∟	Input low cur	rrent	VI = 0 V		—	_	-1.0	μA
Rpullup	Pull-up resis	tance	VI = 0 V		42	84	168	kΩ
RfXIN	Feedback resistance	XIN			—	0.3	—	MΩ
Rfxcin	Feedback resistance	XCIN			—	8	_	MΩ
VRAM	RAM hold vo	ltage	During stop mode		1.8	—	—	V



Table 4.19DC Characteristics (6) [1.8 V \leq Vcc < 2.7 V]
(Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise
specified)

		Conditions							Sta	Standard (4)			
Symbol	Parameter		Oscillation		On-Chip (Oscillator		Low-Power-				/p. Max.	Unit
			XIN (2)	XCIN	High- Speed	Low- CPU Clock Speed	Consumption Setting	Other	Min.	Тур.			
lcc	Power	High-	5 MHz	Off	Off	125 kHz	No division	_		—	2.2		mA
	supply current (1)	speed clock mode	5 MHz	Off	Off	125 kHz	Divide-by-8	-		Ι	0.8	-	mA
		High- speed on- chip oscillator mode	Off	Off	5 MHz ⁽³⁾	125 kHz	No division	—		-	2.5	10	mA
			Off	Off	5 MHz ⁽³⁾	125 kHz	Divide-by-8	—		—	1.7	_	mA
			Off	Off	4 MHz ⁽³⁾	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		-	1	Ι	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		—	90	300	μA
		Low- speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		_	80	350	μA
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation		15	90	μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	—	3.5	1	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off		2.2	6	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μĀ

Notes:

1. Vcc = 1.8 V to 2.7 V, single-chip mode, output pins are open, and other pins are Vss.

2. XIN is set to square wave input.

3. fHOCO-F

4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.



4.5 AC Characteristics

Table 4.20Timing Requirements of Clock Synchronous Serial I/O with Chip Select
(during Master Operation)
(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/
-40°C to 85°C (D version))

Symbol	Parameter	Conditions	Star	Lloit		
Symbol	Falameter	Conditions	Min.	Тур.	Max.	Unit
tsucyc	SSCK clock cycle time		4.00	_		tCYC ⁽¹⁾
tHI	SSCK clock high width		0.40		0.60	tsucyc
tLO	SSCK clock low width		0.40	_	0.60	tsucyc
t RISE	SSCK clock rising time	$2.7~V \leq Vcc \leq 5.5~V$	_	-	0.50	tcyc (1)
		$1.8~V \leq Vcc < 2.7~V$	—		1.00	tCYC ⁽¹⁾
t FALL	SSCK clock falling time	$2.7~V \leq Vcc \leq 5.5~V$	—		0.50	tCYC ⁽¹⁾
		$1.8~V \leq Vcc < 2.7~V$	—	—	1.00	tCYC ⁽¹⁾
tsu	SSI, SSO data input setup time	$4.5~V \leq Vcc \leq 5.5~V$	60	—	—	ns
		$2.7~V \leq Vcc < 4.5~V$	70	-	_	ns
		$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	100	_	_	ns
tн	SSI, SSO data input hold time	$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	2.00	_	—	tCYC ⁽¹⁾
		$1.8~V \leq Vcc < 2.7~V$	2.00	_	_	tCYC ⁽¹⁾
t LEAD	SCS-SCK output delay time		0.5 tsucyc - 1 tcyc	—	—	ns
tlag	SCK -SCS output valid time		0.5 tsucyc - 1 tcyc	_	—	ns
tOD	SSO data output delay time	$2.7~V \leq Vcc \leq 5.5~V$	—	-	30.00	ns
		$1.8~V \leq Vcc < 2.7~V$	—		1.00	tCYC ⁽¹⁾

Note:

1. 1tcyc = 1/f1 (s)



Table 4.26Timing Requirements of External Interrupt INTi (i = 0 to 4) and Key Input Interrupt \overline{KIj} (j = 0 to 3)

		Standard						
Symbol	Parameter	Vcc = 2.2 V, Topr = 25°C		Vcc = 3 V, Topr = 25°C		Vcc = 5 V, Topr = 25°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tw(INH)	INTi input high width, Klj input high width	1000 (1)	—	380 (1)	—	250 (1)	—	ns
tw(INL)	INTi input low width, Klj input low width	1000 (2)	—	380 (2)	—	250 (2)	—	ns

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input high pulse width of either (1/digital filter sampling frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input low pulse width of either (1/digital filter sampling frequency x 3) or the minimum value of standard, whichever is greater.



Figure 4.10 Input Timing of External Interrupt INTi and Key Input Interrupt KIj (i = 0 to 4; j = 0 to 3)



Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.









```
REVISION HISTORY
```

R8C/36T-A Group Datasheet

Rev.	Data	Description				
	Dale	Page	Summary			
0.01	Feb 23, 2011	—	First Edition issued			
1.00	1.00 Dec 09, 2011 All p		"Preliminary", "Under development" deleted, "sensor control unit" \rightarrow "touch sensor control unit"			
		2, 3	Tables 1.1 and 1.2 revised			
		6	Figure 1.3 "P3_10/CH10" → "P3_1/CH10"			
		11	Table 1.8 "Touch sensor control unit" added			
13 2.1 revised 16, 17, Tables 3.1, 3.2, 3.4 19 to 22, 24 to 28 32 Table 3.17 revised 33 to 56 "4. Electrical Chara		13	2.1 revised			
		16, 17, 19 to 22, 24 to 28	Tables 3.1, 3.2, 3.4 to 3.7, 3.9 to 3.13			
		32	Table 3.17 revised, Note 2 added			
		33 to 56	"4. Electrical Characteristics" added			

All trademarks and registered trademarks are the property of their respective owners.

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.