

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21368snfp-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

R8C/36T-A Group 1. Overview

Table 1.5 Pin Name Information by Pin Number (SSU/I²C, Timer RJ, and Timer RB2)

	1.5			SSU		•	O, Tillici IV	ī	er RJ	Timer RB2
Port	Pin No.	SCL_0	SDA_0	SSI_0	SCS_0	SSCK_0	SSO_0	TRJO_0	TRJIO_0	TRBO_0
P0_0	56		_	_	_	_	_		_	
P0_1	55									
P0_2	54									
P0_3	53									
P0_4 P0_5	52 51									
P0_6	50									
P0_7	49									
P1_0	48									
P1_1	47									
P1_2	46									
P1_3	45									TRBO_0
P1_4 P1_5	44 43								TRJIO_0	
P1_6	42								11/310_0	
P1_7	41									
P2_0	27									
P2_1	26									_
P2_2	25									
P2_3	24								1	
P2_4 P2_5	23 22								1	
P2_6	21									
P2_7	20									
P3_0	1							TRJO_0		
P3_1	29									
P3_2	64								TRJIO_0	
P3_3	19			201.2	SCS_0					
P3_4 P3_5	18 17	SCL_0		SSI_0		SSCK_0				
P3_6	28	002_0				0001(_0				
P3_7	16		SDA_0				SSO_0			
P4_2	2									
P4_3	4									
P4_4	5									
P4_5	40									
P4_6 P4_7	9 7									
P5_0	15									
P5_1	14									
P5_2	13									
P5_3	12								ļ	
P5_4	11								1	
P5_6 P5_7	63 62									
P5_7 P6_0	62									
P6_1	60								1	
P6_2	59									
P6_3	58									
P6_4	57									
P6_5	39									
P6_6	38									
P6_7 P8_0	37 36								1	
P8_1	35									
P8_2	34									
P8_3	33									
P8_4	32									_
P8_5	31									
P8_6	30								<u> </u>	

R8C/36T-A Group 1. Overview

Table 1.6 Pin Name Information by Pin Number (Timer RC, Timer RE2, and Others)

Port	Pin No.			Time				Timer RE2		Others	
		TRCCLK_0	TRCIOA_0	TRCIOB_0	TRCIOC_0	TRCIOD_0	TRCTRG_0	TMRE2O			
P0_0	56		TRCIOA_0				TRCTRG_0		AN7		
P0_1	55		TRCIOA_0				TRCTRG_0		AN6		
P0_2	54		TRCIOA_0				TRCTRG_0		AN5		
P0_3	53			TRCIOB_0					AN4		
P0_4	52			TRCIOB_0				TMRE2O	AN3		
P0_5	51			TRCIOB_0					AN2		
P0_6	50					TRCIOD_0			AN1		
P0_7	49				TRCIOC_0				AN0		
P1_0	48					TRCIOD_0			AN8	KI0	
P1_1	47		TRCIOA_0				TRCTRG_0		AN9	KI1	
P1_2	46			TRCIOB_0					AN10	KI2	
P1_3	45				TRCIOC_0				AN11	KI3	
P1_4	44	TRCCLK_0									
P1_5	43										
P1_6	42								IVREF1		CH00
P1_7	41								IVCMP1		CH01
	27			TPCIOP 0					IVONE		CH01
P2_0				TRCIOB_0	TROICE A						
P2_1	26				TRCIOC_0	TROIOD A					CH17
P2_2	25					TRCIOD_0					CH18
P2_3	24										CH19
P2_4	23										CH20
P2_5	22										CH21
P2_6	21										CH22
P2_7	20										CH23
P3_0	1										CH24
P3_1	29										CH10
P3_2	64										CH25
P3_3	19	TRCCLK_0							IVCMP3		
P3_4	18				TRCIOC_0				IVREF3		
P3_5	17					TRCIOD_0					
P3_6	28										CH11
P3_7	16										
P4_2	2								VREF		
P4_3	4								XCIN		
P4_4	5								XCOUT		
P4_5	40								ADTRG		CH02
P4_6	9								XIN		
P4_7	7								XOUT		
P5_0	15	TRCCLK_0									
P5_1	14		TRCIOA_0				TRCTRG_0				1
P5_1 P5_2	13		TROIDA_0	TRCIOB_0			INOTING_0				
P5_3	12			11(0,00,0	TRCIOC_0						
					11.0100_0	TPCIOD 0					
P5_4	11					TRCIOD_0					CL 107
P5_6	63										CH27
P5_7	62							T140===			CH28
P6_0	61							TMRE2O			CH31
P6_1	60										CH32
P6_2	59										CH33
P6_3	58										CH34
P6_4	57										CH35
P6_5	39			TRCIOB_0							CH03
P6_6	38				TRCIOC_0						CH04
P6_7	37					TRCIOD_0					CH05
P8_0	36		-								CH06
P8_1	35										CH07
P8_2	34										CHxA0
P8_3	33										CHxA1
P8_4	32										CHxB
P8_5	31										CHxC
P8_6	30										CH08

2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3. R0 can be split into high-order (R0H) and low-order (R0L) registers to be used separately as 8-bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of the FLG register is used to switch between USP and ISP.

2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0.

2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0. Otherwise it is set to 0.

2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0.

2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is 1.

2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0.



3. Address Space

3.1 Memory Map


Figure 3.1 shows the Memory Map. The R8C/36T-A Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000h. For example, a 64-Kbyte internal ROM is allocated at addresses 08000h to 17FFFh.

The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated at addresses 07000h to 07FFFh.

The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.



- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. Addresses 06800h to 06FFFh are used for the ELC, DTC, and TSCU SFR areas.
- 3. The blank areas are reserved. No access is allowed.

Part Number		Internal ROM	Internal RAM		
Fait Number	Capacity	Address 0YYYYh	Address ZZZZZh	Capacity	Address 0XXXXh
R5F21368SNFP/FA, R5F21368SDFP/FA	64 Kbytes	08000h	17FFFh	6 Kbytes	01BFFh
R5F21368SNFP/FA, R5F21368SDFP/FA	96 Kbytes	08000h	1FFFFh	8 Kbytes	023FFh
R5F21368SNFP/FA, R5F21368SDFP/FA	128 Kbytes	08000h	27FFFh	10 Kbytes	02BFFh

Figure 3.1 Memory Map

Table 3.2 SFR Information (2) (1)

Address	Symbol	Register Name	After Reset	Remarks
0003Ah	VW2C	Voltage Monitor 2 Circuit Control Register	10001010b	romano
00037th	V V Z O	Voltage Monitor 2 Official Control (Cogister	100010100	
0003Bh				
0003Ch				
0003Eh				
0003En				
0003F11				
	EMPDVIO	Intermed October Desciotan	001-	
00041h	FMRDYIC	Interrupt Control Register	00h	
00042h				
00043h				
00044h				
00045h				
00046h	INT4IC	Interrupt Control Register	00h	
00047h	TRCIC_0	Interrupt Control Register	00h	
00048h				
00049h				
0004Ah	TRE2IC	Interrupt Control Register	00h	
0004Bh	U2TIC	Interrupt Control Register	00h	
0004Ch	U2RIC	Interrupt Control Register	00h	
0004Dh	KUPIC	Interrupt Control Register	00h	
0004Eh	ADIC	Interrupt Control Register	00h	
0004Fh	SSUIC_0/IICIC_0	Interrupt Control Register	00h	
00050h				
00051h	U0TIC_0	Interrupt Control Register	00h	
00052h	U0RIC_0	Interrupt Control Register	00h	
00053h	U0TIC_1	Interrupt Control Register	00h	
00054h	U0RIC_1	Interrupt Control Register	00h	
00055h	INT2IC	Interrupt Control Register	00h	
00056h	TRJIC_0	Interrupt Control Register	00h	
00057h	111010_0	The order register	0011	
00057H	TRB2IC_0	Interrupt Control Register	00h	
00059h	INT1IC	Interrupt Control Register	00h	
00053H	INT3IC	Interrupt Control Register	00h	
0005An	INTOIC	interrupt Control Register	0011	
0005Bh				
0005Ch	INT0IC	Intervent Control Degister	00h	
		Interrupt Control Register		
0005Eh	U2BCNIC	Interrupt Control Register	00h	
0005Fh				
00060h				
00061h				
00062h				
00063h				
00064h				
00065h				
00066h				
00067h				
00068h				
00069h				
0006Ah				
0006Bh				
0006Ch				
0006Dh				
0006Eh				
0006Fh				
00070h				
00071h				
00072h	VCMP1IC	Interrupt Control Register	00h	
00073h	VCMP2IC	Interrupt Control Register	00h	
00074h	-	1		1
00075h	TSCUIC	Interrupt Control Register	00h	1
00076h			30	
00070H				1
0007711 00078h				1
00079h				
Note:				

^{1.} The blank areas are reserved. No access is allowed.

Table 3.3 SFR Information (3) (1)

Address	Symbol	Register Name	After Reset	Remarks
0007Ah				
0007Bh				
0007Ch				
0007Dh				
0007Eh				
0007Fh				
00080h	U0MR 0	UART0_0 Transmit/Receive Mode Register	00h	
00081h	U0BRG_0	UARTO_0 Bit Rate Register	XXh	
00082h	U0TB_0	UARTO_0 Transmit Buffer Register	XXh	
00083h	-		XXh	
00084h	U0C0_0	UART0_0 Transmit/Receive Control Register 0	00001000b	
00085h	U0C1 0	UARTO_0 Transmit/Receive Control Register 1	00000010b	
00086h	U0RB_0	UARTO_0 Receive Buffer Register	XXXXh	
00087h	GOIND_0	O/11(10_0 1(000)) Dallol 1(0glotol	700011	
00088h	U0IR_0	UART0_0 Interrupt Flag and Enable Register	00h	
00089h	GOII (_O	Orticio_0 interrupt riag and Enable regioter	0011	
0008Ah				
0008An	1			
0008Ch	LINCR2_0	LIN_0 Special Function Register	00h	1
0008Ch	LINUIX_U	Lita_o opeciai i unction register	0011	+
0008Eh	LINCT_0	LIN_0 Control Register	00h	+
0008En	LINCT_0	LIN_0 Status Register	00h	+
0008Fh	U0MR_1	UART0_1 Transmit/Receive Mode Register	00h	+
00090h	U0BRG_1	UARTO_1 Transmit/Receive Mode Register UARTO 1 Bit Rate Register	XXh	
		UART0_1 Transmit Buffer Register		
00092h	U0TB_1	UARTO_1 Transmit Buffer Register	XXh XXh	
00093h	11000 4	LIADTO AT 1/D 1 O 1 ID 1 O		
00094h	U0C0_1	UARTO_1 Transmit/Receive Control Register 0	00001000b	
00095h	U0C1_1	UARTO_1 Transmit/Receive Control Register 1	00000010b	
00096h	U0RB_1	UART0_1 Receive Buffer Register	XXXXh	
00097h				
00098h	U0IR_1	UART0_1 Interrupt Flag and Enable Register	00h	
00099h				
0009Ah				
0009Bh				
0009Ch				
0009Dh				
0009Eh				
0009Fh				
000A0h				
000A1h				
000A2h				
000A3h				
000A4h				
000A5h				
000A8h				
000A9h				
000AAh				
000ABh				
000ACh				
000ADh				
000AEh				
000AFh				
000B0h				
000B1h				
000B4h		+		<u> </u>
000B5h		+		
000B3h	1			
000B9h		+		+
V: Undofine	1			1

X: Undefined

Note

^{1.} The blank areas are reserved. No access is allowed.

Table 3.6 SFR Information (6) (1)

			T	
Address	Symbol	Register Name	After Reset	Remarks
0013Ah	TRCGRA_0	Timer RC_0 General Register A	FFFFh	
0013Bh				
0013Ch	TRCGRB_0	Timer RC_0 General Register B	FFFFh	
0013Dh	_	_		
0013Eh	TRCGRC 0	Timer RC_0 General Register C	FFFFh	
0013Eh	TROOKO_0	Time No_0 deneral negister o		
	TRCGRD 0	Timer RC 0 General Register D	FFFF.	
00140h	TRUGRD_0	Timer RC_0 General Register D	FFFFh	
00141h				
00142h	TRCMR_0	Timer RC_0 Mode Register	01001000b	
00143h	TRCCR1_0	Timer RC_0 Control Register 1	00h	
00144h	TRCIER_0	Timer RC_0 Interrupt Enable Register	01110000b	
00145h	TRCSR_0	Timer RC 0 Status Register	01110000b	
00146h	TRCIOR0_0	Timer RC_0 I/O Control Register 0	10001000b	
00140h	TRCIOR1_0	Timer RC_0 I/O Control Register 1	10001000b	
00148h	TRCCR2_0	Timer RC_0 Control Register 2	00011000b	
00149h	TRCDF_0	Timer RC_0 Digital Filter Function Select Register	00h	
0014Ah	TRCOER_0	Timer RC_0 Output Enable Register	01111111b	
0014Bh	TRCADCR_0	Timer RC_0 A/D Conversion Trigger Control Register	11110000b	
0014Ch	TRCOPR_0	Timer RC_0 Output Waveform Manipulation Register	00h	
0014Dh	TRCELCCR_0	Timer RC_0 ELC Cooperation Control Register	00h	
0014Bh		Timor NO_0 EEO Ocoperation Control Negister	0011	
0014Fh				
00150h				
00151h				
00152h				
00153h				
00154h				
00154H				
00156h				
00157h				
00158h				
00159h				
0015Ah				
0015Bh				
0015Ch				
0015Dh				
0015Eh				
0015Fh				
00160h				
00161h				
00161h				
00163h				
00164h				
00165h				
00166h				
00167h				
00168h				
00168h		+		
0016Ah				
0016Bh				
0016Ch				
0016Dh				
0016Eh				
0016Fh				
0010111 00170h	TRESEC	Timer RE2 Counter Data Register	00h	
0017011	INLOLO	· ·	0011	
L	TDELV"	Timer RE2 Second Data Register	100	1
00171h	TREMIN	Timer RE2 Compare Data Register	00h	
		Timer RE2 Minute Data Register		
00172h	TREHR	Timer RE2 Hour Data Register	00h	
00173h	TREWK	Timer RE2 Day-of-the-Week Data Register	00h	
00173h	TREDY	Timer RE2 Day Data Register	00000001b	
00175h	TREMON	Timer RE2 Month Data Register	00000001b	
00176h	TREYR	Timer RE2 Year Data Register	00h	
00177h	TRECR	Timer RE2 Control Register	00000100b	
00178h	TRECSR	Timer RE2 Count Source Select Register	00001000b	
00179h	TREADJ	Timer RE2 Clock Error Correction Register	00h	
Note:			1:	

^{1.} The blank areas are reserved. No access is allowed.

SFR Information (7) ⁽¹⁾ Table 3.7

Address	Symbol	Register Name	After Reset	Remarks
0017Ah	TREIFR	Timer RE2 Interrupt Flag Register	00h	remand
0017An	TREIER	Timer RE2 Interrupt Flag Register	00h	+
0017Ch	TREAMN	Timer RE2 Alarm Minute Register	00h	
0017Dh	TREAHR	Timer RE2 Alarm Hour Register	00h	_
0017Eh	TREAWK	Timer RE2 Alarm Day-of-the-Week Register	00h	
0017Fh	TREPRC	Timer RE2 Protect Register	00h	
00180h				
to				
001FFh				
00200h	AD0	A/D Register 0	00h	
00201h	1	The stage of the s	00h	
00201h	AD1	A/D Register 1	00h	+
	1/01	A D Register 1		+
00203h	100	A/D D : 4 O	00h	
00204h	AD2	A/D Register 2	00h	ļ
00205h			00h	
00206h	AD3	A/D Register 3	00h	
00207h			00h	
00208h	AD4	A/D Register 4	00h	
00209h			00h	
0020Ah	AD5	A/D Register 5	00h	
0020Rh	1	, , , , , , , , , , , , , , , , , , , 	00h	1
0020Bh	AD6	A/D Register 6	00h	+
0020Ch	1,100	TOURS TOURS TO THE PROPERTY OF	00h	+
	4 D 7	A/D Devictor 7		
0020Eh	AD7	A/D Register 7	00h	
0020Fh			00h	
00210h				
00211h				
00212h				
00213h				
00214h	ADMOD	A/D Mode Register	00h	
00215h	ADINSEL	A/D Input Select Register	11000000b	
00216h	ADCON0	A/D Control Register 0	00h	
00210h	ADCON0	A/D Control Register 1	00h	+
	ADCONT	A/D Control Register 1	0011	
00218h				_
00219h				
0021Ah				
0021Bh				
0021Ch				
0021Dh				
0021Eh				
0021Fh				
00220h				
00220h				+
	-			
00222h			+	-
00223h				
00224h				
00225h				
00226h				
00227h				
00228h	INTCMP	Comparator B Control Register 0	00h	
00229h		,		
0022Ah				
0022An	 		+	+
0022BH	-			
			-	
0022Dh				
0022Eh				
0022Fh				
00230h	INTEN	External Input Enable Register 0	00h	
00231h	INTEN1	External Input Enable Register 1	00h	
00232h	INTF	INT Input Filter Select Register 0	00h	
00233h	INTF1	INT Input Filter Select Register 1	00h	
00233h	INTPOL	INT Input Polarity Switch Register	00h	+
00234f1 00235h	HATT OL	I I I I I I I I I I I I I I I I I I I	0011	
	IZIENI		LOOK .	
00236h	KIEN	Key Input Interrupt Enable Register	00h	
00237h				
00238h	MSTCR0	Module Standby Control Register 0	00h	
00239h	MSTCR1	Module Standby Control Register 1	00h	
Noto:				

Note:

1. The blank areas are reserved. No access is allowed.

Table 4.6 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 V to 5.5 V, Topr = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise specified)

Symbol	Parameter	Conditions		Unit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (1)		10,000 (2)		_	times
_	Byte program time (Program and erase endurance ≤ 1,000 times)		_	160	950	μs
_	Byte program time (Program and erase endurance > 1,000 times)		_	300	950	μs
_	Block erase time (Program and erase endurance ≤ 1,000 times)		_	0.2	1	S
_	Block erase time (Program and erase endurance > 1,000 times)		_	0.3	1	S
td(SR-SUS)	Time delay from suspend request until suspend		_	_	3 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μs
_	Time from suspend until erase restart		_	_	30 + CPU clock × 1 cycle	μs
td(CMDRST -READY)	Time from when command is forcibly terminated until reading is enabled		_	_	30 + CPU clock × 1 cycle	μs
_	Program, erase voltage		2.7		5.5	V
_	Read voltage		1.8	_	5.5	V
_	Program, erase temperature		-20 (N ver.) -40 (D ver.)	_	85	°C
_	Data hold time ⁽⁶⁾	Ambient temperature = 55°C (7)	20	_	_	year

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100, 1,000 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
- 4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 6. The data hold time includes time that the power supply is off or the clock is not supplied.
- 7. The data hold time includes 7,000 hours under an environment of ambient temperature 85°C.

Table 4.8 Voltage Detection 1 Circuit Characteristics (Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/ -40°C to 85°C (D version))

Symbol	Darameter	Conditions		Standard		Unit
Symbol	Farameter	Parameter Conditions Min. Typ. Max.	Offic			
Vdet1	Voltage detection level Vdet1_0 (1)	When Vcc falls	2.00	2.20	2.40	V
	Voltage detection level Vdet1_1 (1)	When Vcc falls	2.15	2.35	2.55	V
	Voltage detection level Vdet1_2 (1)	When Vcc falls	2.30	2.50	2.70	V
	Voltage detection level Vdet1_3 (1)	When Vcc falls	2.45	2.65	2.85	V
	Voltage detection level Vdet1_4 (1)	When Vcc falls	2.60	2.80	3.00	V
	Voltage detection level Vdet1_5 (1)	When Vcc falls	2.75	2.95	3.15	V
	Voltage detection level Vdet1_6 (1)	When Vcc falls	2.80	3.10	3.40	V
	Voltage detection level Vdet1_7 (1)	When Vcc falls	2.95	3.25	3.55	V
	Voltage detection level Vdet1_8 (1)	When Vcc falls	3.10	3.40	3.70	V
	Voltage detection level Vdet1_9 (1)	When Vcc falls	3.25	3.55	3.85	V
	Voltage detection level Vdet1_A (1)	When Vcc falls	3.40	3.70	4.00	V
	Voltage detection level Vdet1_B (1)	When Vcc falls	3.55	3.85	4.15	V
	Voltage detection level Vdet1_C (1)	When Vcc falls	3.70	4.00	4.30	V
	Voltage detection level Vdet1_D (1)	When Vcc falls	3.85	4.15	4.45	V
	Voltage detection level Vdet1_E (1)	When Vcc falls	4.00	4.30	4.60	V
	Voltage detection level Vdet1_F (1)	When Vcc falls	4.15	4.45	4.75	V
_	Hysteresis width at the rising of Vcc in voltage detection 1 circuit		_	0.07	_	V
			_	0.10	_	V
_	Voltage detection 1 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet1 – 0.1) V	_	60	150	μs
_	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	_	1.7	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		_	_	100	μs

Notes:

- 1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
- 2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 4.9 Voltage Detection 2 Circuit Characteristics (Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/ -40°C to 85°C (D version))

Symbol	Parameter	Conditions		Unit		
Symbol	i arameter	Conditions	Min.	Тур.	Max.	OTILL
Vdet2	Voltage detection level Vdet2_0	When Vcc falls	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		_	0.1	_	μs
_	Voltage detection 2 circuit response time (1)	At the falling of Vcc from 5 V to (Vdet2_0 – 0.1) V	_	20	150	μs
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	_	1.7	_	μA
td(E-A)	Waiting time until voltage detection circuit operation starts (2)		_	_	100	μs

- 1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

4.4 DC Characteristics

Table 4.14 DC Characteristics (1) [4.2 V \leq Vcc \leq 5.5 V] (Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20° C to 85°C (N version)/ -40° C to 85°C (D version))

Symbol		Parameter	Cond	ditions	Sta	andard		Unit
Symbol		raidilletei	Conc	IIIIO115	Min.	Тур.	Max.	
Voн	Output high voltage	Other than XOUT	Drive capacity is high	lон = −20 mA	Vcc – 2.0	_	Vcc	V
			Drive capacity is low	Iон = −5 mA	Vcc - 2.0	_	Vcc	V
				IOH = -200 μA	Vcc - 0.3	_	Vcc	V
		XOUT		IOH = -200 μA	1.0	_	Vcc	V
VoL	Output low voltage	Other than XOUT	Drive capacity is high	IoL= 20 mA	_	_	2.0	V
			Drive capacity is low	IoL = 5 mA	_		2.0	V
				IoL = 200 μA	_	_	0.45	V
		XOUT		IoL = 200 μA	_		0.5	V
VT+-VT-	Hysteresis	INTO to INT4, KIO to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0	Vcc = 5.0 V		0.1	1.2	_	>
		RESET			_			_
liH	Input high cu		VI = 5.0 V		_	_	1.0	μA
lıL.	Input low cur		VI = 0 V		_	_	-1.0	μA
RPULLUP	Pull-up resis		VI = 0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			_	0.3	_	ΜΩ
RfXCIN	Feedback resistance	XCIN			_	8	_	МΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8		_	V

Table 4.15 DC Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V] (Topr = -20° C to 85°C (N version)/ -40° C to 85°C (D version), unless otherwise specified)

							Conditions	1		Sta	andard	(4)		
Symbol	Parameter		Osci	llation XCIN	On-Chip (High- Speed	Oscillator Low- Speed	CPU Clock	Low-Power- Consumption Setting	Other	Min.	Тур.	Max.	Unit	
Icc	Power	High-	20 MHz	Off	Off	125 kHz	No division	—		_	6.5	15	mA	
	supply	speed	16 MHz	Off	Off	125 kHz	No division	_		_	5.3	12.5	mA	
	current (1)	clock mode	10 MHz	Off	Off	125 kHz	No division	_		_	3.6	_	mA	
		mode	20 MHz	Off	Off	125 kHz	Divide-by-8	_		<u> </u>	3.0	_	mA	
			16 MHz	Off	Off	125 kHz	Divide-by-8	_		_	2.2	_	mA	
			10 MHz	Off	Off	125 kHz	Divide-by-8	_		<u> </u>	1.5	_	mA	
		High-	Off	Off	20 MHz (3)	125 kHz	No division	_		_	7.0	15	mA	
		speed on-	Off	Off	20 MHz (3)	125 kHz	Divide-by-8	_		_	3.0	_	mA	
		chip oscillator mode	Off	Off	4 MHz ⁽³⁾	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		-	1	-	mA	
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		_	90	400	μА	
		Low- speed clock mode Wait mode	Off	32 kHz	Off	Off	_	FMR27 = 1 SVC0 = 0		_	85	400	μA	
			Off	32 kHz	Off	Off	_	FMSTP = 1 SVC0 = 0	Program operation on RAM Flash memory off	_	47	_	μA	
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	_	15	100	μA	
				Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	90	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	_	μA	
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	_	2.2	6.0	μА	
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μА	

- 1. Vcc = 3.3 V to 5.5 V, single-chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 3. fHOCO-F
- 4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

 The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.17 DC Characteristics (4) [2.7 V \leq Vcc < 3.3 V] (Topr = -20° C to 85°C (N version)/ -40° C to 85°C (D version), unless otherwise specified))

							Conditions	;		Sta	andard	(4)	
Symbol	Parameter		Oscillation		On-Chip Oscillator			Low-Power-		†		Г	Unit
		ameter		· · · · · · · · · · · · · · · · · · ·		CPU Clock	Consumption Setting	Other	Min.	Тур.	Max.	Offic	
Icc	Power	High-	10 MHz	Off	Off	125 kHz	No division	_		_	3.5	10	mA
	supply current (1)	speed clock mode	10 MHz	Off	Off	125 kHz	Divide-by-8	_		_	1.5	7.5	mA
		High-	Off	Off	20 MHz (3)	125 kHz	No division	_		_	7.0	15	mA
		speed on- chip	Off	Off	20 MHz (3)	125 kHz	Divide-by-8	_		-	3.0	_	mA
		oscillator	Off	Off	10 MHz (3)	125 kHz	No division	_		_	4.0	_	mA
		mode	Off	Off	10 MHz (3)	125 kHz	Divide-by-8	_		_	1.5	_	mA
			Off	Off	4 MHz ⁽³⁾	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		_	1	_	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		_	90	390	μА
		Low- speed clock mode Wait mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		_	80	400	μA
			Off	32 kHz	Off	Off	No division	FMSTP = 1 SVC0 = 0	Program operation on RAM Flash memory off	_	40		μA
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	_	15	90	μА
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	80	μA
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	_	μA
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	_	2.2	6.0	μA
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μА

- 1. Vcc = 2.7 V to 3.3 V, single-chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 3. fHOCO-F
- 4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

 The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.19 DC Characteristics (6) [1.8 V \leq Vcc < 2.7 V] (Topr = -20° C to 85°C (N version)/ -40° C to 85°C (D version), unless otherwise specified)

	ı						0 1111			0.		(4)	
							Conditions			Sta	andard	(4)	ĺ
Symbol	Parameter		Oscillation XIN (2) XCIN		On-Chip (High- Speed	Oscillator Low- Speed	CPU Clock	Low-Power- Consumption Setting	Other	Min.	Тур.	Max.	Unit
Icc	Power	High-	5 MHz	Off	Off	125 kHz	No division	_		—	2.2	_	mΑ
	supply current (1)	speed clock mode	5 MHz	Off	Off	125 kHz	Divide-by-8	_		-	0.8	_	mA
		High-	Off	Off	5 MHz ⁽³⁾	125 kHz	No division	_		_	2.5	10	mA
		speed on- chip	Off	Off	5 MHz (3)	125 kHz	Divide-by-8	_		_	1.7	_	mA
		oscillator mode	Off	Off	4 MHz ⁽³⁾	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1		_	1	_	mA
		Low- speed on- chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0		_	90	300	μА
		Low- speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0		_	80	350	μА
		Wait mode	Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	_	15	90	μА
			Off	Off	Off	125 kHz	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	4	80	μА
			Off	32 kHz	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	_	3.5	_	μА
		Stop mode	Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 25°C Peripheral clock off	_	2.2	6	μА
			Off	Off	Off	Off	_	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	Topr = 85°C Peripheral clock off	_	30	_	μА

- 1. Vcc = 1.8 V to 2.7 V, single-chip mode, output pins are open, and other pins are Vss.
- 2. XIN is set to square wave input.
- 3. fHOCO-F
- 4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

 The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.




Figure 4.4 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)




Figure 4.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 4.24 Timing Requirements of Serial Interface (Internal clock selected as transfer clock (master communication))

				Stan	dard			
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3 V	Topr = 25°C	Vcc = 5 V,	Topr = 25°C	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
td(C-Q)	TXDi output delay time	_	200		30	_	10	ns
tsu(D-C)	RXDi input setup time (1)	150	_	120	_	90	_	ns
th(C-D)	RXDi input hold time	90	_	90	_	90	_	ns

i = 0 or 1 Note:

1. External pin load condition CL = 30 pF

Table 4.25 Timing Requirements of Serial Interface (External clock selected as transfer clock (slave communication))

			Standard						
Symbol	Parameter	Vcc = 2.2 V,	Topr = 25°C	Vcc = 3 V	Topr = 25°C	Vcc = 5 V	Unit		
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(CK)	CLKi input cycle time	800	_	300	_	200	_	ns	
tw(ckh)	CLKi input high width	400	_	150	_	100	_	ns	
tw(ckl)	CLKi input low width	400	_	150	_	100	_	ns	
td(C-Q)	TXDi output delay time	_	200	_	120	_	90	ns	
tsu(D-C)	RXDi input setup time	150	_	30	_	10	_	ns	
th(C-D)	RXDi input hold time	90	_	90	_	90	_	ns	

i = 0 or 1





Figure 4.9 Input and Output Timing of Serial Interface (i = 0 or 1)



REVISION HISTORY	R8C/36T-A Group Datasheet
------------------	---------------------------

Rev.	Date		Description						
Nev.	Date	Page	Summary						
0.01	Feb 23, 2011	_	First Edition issued						
1.00	Dec 09, 2011	All pages	"Preliminary", "Under development" deleted, "sensor control unit" → "touch sensor control unit"						
		2, 3	Tables 1.1 and 1.2 revised						
		6	Figure 1.3 "P3_10/CH10" → "P3_1/CH10"						
		11	Table 1.8 "Touch sensor control unit" added						
		13	2.1 revised						
		16, 17, 19 to 22, 24 to 28	Tables 3.1, 3.2, 3.4 to 3.7, 3.9 to 3.13						
		32	Table 3.17 revised, Note 2 added						
		33 to 56	"4. Electrical Characteristics" added						

All trademarks and registered trademarks are the property of their respective owners.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical "Specific": implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +444-1628-585-100, Fax: +444-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-2353-1155, Fax: +86-10-8235-7679

Renesas Electronics Hong Kong Limited
Unit 1601-1613, 161F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2868-9318, Fax: +852-2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 13F, No. 363, Fu Shing North Road, Taipei, Taiv Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bidg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-558-3737, Fax: 482-2-558-5141