



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Active
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	59
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 12x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136asnfp-50">https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f2136asnfp-50</a>


## 1.2 Product List

Table 1.3 lists product information. Figure 1.1 shows the Product Part Number Structure.

**Table 1.3 Product List**

**Current of Dec 2011**

Part No.	Internal ROM Capacity		Internal RAM Capacity	Package Type	Remarks
	Program ROM	Data Flash			
R5F21368SNFP	64 Kbytes	1 Kbyte × 4	6 Kbytes	PLQP0064KB-A	N version
R5F2136ASNFP	96 Kbytes		8 Kbytes		
R5F2136CSNFP	128 Kbytes		10 Kbytes		
R5F21368SNFA	64 Kbytes		6 Kbytes		
R5F2136ASNFA	96 Kbytes		8 Kbytes		
R5F2136CSNFA	128 Kbytes		10 Kbytes		
R5F21368SDFP	64 Kbytes		6 Kbytes		
R5F2136ASDFP	96 Kbytes	1 Kbyte × 4	8 Kbytes	PLQP0064KB-A	D version
R5F2136CSDFP	128 Kbytes		10 Kbytes		
R5F21368SDFA	64 Kbytes		6 Kbytes		
R5F2136ASDFA	96 Kbytes		8 Kbytes		
R5F2136CSDFA	128 Kbytes		10 Kbytes		



**Figure 1.1 Product Part Number Structure**

**Table 1.5 Pin Name Information by Pin Number (SSU/I<sup>2</sup>C, Timer RJ, and Timer RB2)**

Port	Pin No.	SSU/I <sup>2</sup> C						Timer RJ		Timer RB2
		SCL_0	SDA_0	SSI_0	SCS_0	SSCK_0	SSO_0	TRJO_0	TRJIO_0	TRBO_0
P0_0	56									
P0_1	55									
P0_2	54									
P0_3	53									
P0_4	52									
P0_5	51									
P0_6	50									
P0_7	49									
P1_0	48									
P1_1	47									
P1_2	46									
P1_3	45									TRBO_0
P1_4	44									
P1_5	43									TRJIO_0
P1_6	42									
P1_7	41									
P2_0	27									
P2_1	26									
P2_2	25									
P2_3	24									
P2_4	23									
P2_5	22									
P2_6	21									
P2_7	20									
P3_0	1									TRJO_0
P3_1	29									
P3_2	64									TRJIO_0
P3_3	19				SCS_0					
P3_4	18			SSI_0						
P3_5	17	SCL_0				SSCK_0				
P3_6	28									
P3_7	16		SDA_0				SSO_0			
P4_2	2									
P4_3	4									
P4_4	5									
P4_5	40									
P4_6	9									
P4_7	7									
P5_0	15									
P5_1	14									
P5_2	13									
P5_3	12									
P5_4	11									
P5_6	63									
P5_7	62									
P6_0	61									
P6_1	60									
P6_2	59									
P6_3	58									
P6_4	57									
P6_5	39									
P6_6	38									
P6_7	37									
P8_0	36									
P8_1	35									
P8_2	34									
P8_3	33									
P8_4	32									
P8_5	31									
P8_6	30									

**Table 1.8 Pin Functions (2)**

Item	Pin Name	I/O	Description
A/D converter	AN0 to AN11	I	Analog input for the A/D converter.
	ADTRG	I	External trigger input for the A/D converter.
Comparator B	IVCMP1, IVCMP3	I	Analog voltage input for comparator B.
	IVREF1, IVREF3	I	Reference voltage input for comparator B.
Touch sensor control unit	CHxA0, CHxA1, CHxB, CHxC	I/O	Control pins for electrostatic capacitive touch detection.
	CH00 to CH08, CH10, CH11, CH16 to CH25, CH27, CH28, CH31 to CH35	I	Electrostatic capacitive touch detection pins.
I/O ports	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 to P3_7, P4_3 to P4_7, P5_0 to P5_4, P5_6, P5_7, P6_0 to P6_7, P8_0 to P8_6	I/O	8-bit CMOS input/output ports. Each port has an I/O select direction register, enabling switching input and output for each pin. For input ports, the presence or absence of a pull-up resistor can be selected by a program. All ports can be used as LED drive (high drive) ports.
Input port	P4_2	I	Input-only port.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the 13 CPU Registers. The registers R0, R1, R2, R3, A0, A1, and FB form a single register bank. The CPU has two register banks.




Figure 2.1 CPU Registers

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts. Interrupts are disabled when the I flag is 0, and are enabled when the I flag is 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is 0. USP is selected when the U flag is 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction for a software interrupt numbered from 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns eight processor interrupt priority levels from 0 to 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

The write value must be 0. The read value is undefined.

**Table 3.3 SFR Information (3) (1)**

Address	Symbol	Register Name	After Reset	Remarks
0007Ah				
0007Bh				
0007Ch				
0007Dh				
0007Eh				
0007Fh				
00080h	U0MR_0	UART0_0 Transmit/Receive Mode Register	00h	
00081h	U0BRG_0	UART0_0 Bit Rate Register	XXh	
00082h	U0TB_0	UART0_0 Transmit Buffer Register	XXh	
00083h			XXh	
00084h	U0C0_0	UART0_0 Transmit/Receive Control Register 0	00001000b	
00085h	U0C1_0	UART0_0 Transmit/Receive Control Register 1	00000010b	
00086h	U0RB_0	UART0_0 Receive Buffer Register	XXXXh	
00087h				
00088h	U0IR_0	UART0_0 Interrupt Flag and Enable Register	00h	
00089h				
0008Ah				
0008Bh				
0008Ch	LINCR2_0	LIN_0 Special Function Register	00h	
0008Dh				
0008Eh	LINCT_0	LIN_0 Control Register	00h	
0008Fh	LINST_0	LIN_0 Status Register	00h	
00090h	U0MR_1	UART0_1 Transmit/Receive Mode Register	00h	
00091h	U0BRG_1	UART0_1 Bit Rate Register	XXh	
00092h	U0TB_1	UART0_1 Transmit Buffer Register	XXh	
00093h			XXh	
00094h	U0C0_1	UART0_1 Transmit/Receive Control Register 0	00001000b	
00095h	U0C1_1	UART0_1 Transmit/Receive Control Register 1	00000010b	
00096h	U0RB_1	UART0_1 Receive Buffer Register	XXXXh	
00097h				
00098h	U0IR_1	UART0_1 Interrupt Flag and Enable Register	00h	
00099h				
0009Ah				
0009Bh				
0009Ch				
0009Dh				
0009Eh				
0009Fh				
000A0h				
000A1h				
000A2h				
000A3h				
000A4h				
000A5h				
000A8h				
000A9h				
000AAh				
000ABh				
000ACh				
000ADh				
000AEh				
000AFh				
000B0h				
000B1h				
000B4h				
000B5h				
000B8h				
000B9h				

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.5 SFR Information (5) (1)**

Address	Symbol	Register Name	After Reset	Remarks
000FAh				
000FBh				
000FCh				
000FDh				
000FEh				
000FFh				
00100h				
00101h				
00102h				
00103h				
00104h				
00105h				
00106h				
00107h				
00108h				
00109h				
0010Ah				
0010Bh				
0010Ch				
0010Dh				
0010Eh				
0010Fh				
00110h	TRJ_0	Timer RJ_0 Counter Register	FFFFh	
00111h				
00112h	TRJCR_0	Timer RJ_0 Control Register	00h	
00113h	TRJIOC_0	Timer RJ_0 I/O Control Register	00h	
00114h	TRJMR_0	Timer RJ_0 Mode Register	00h	
00115h	TRJISR_0	Timer RJ_0 Event Pin Select Register	00h	
00116h				
00117h				
00118h				
00119h				
0011Ah				
0011Bh				
0011Ch				
0011Dh				
0011Eh				
0011Fh				
00120h				
00121h				
00122h				
00123h				
00124h				
00125h				
00126h				
00127h				
00128h				
00129h				
0012Ah				
0012Bh				
0012Ch				
0012Dh				
0012Eh				
0012Fh				
00130h	TRBCR_0	Timer RB2_0 Control Register	00h	
00131h	TRBOCR_0	Timer RB2_0 One-Shot Control Register	00h	
00132h	TRBIOC_0	Timer RB2_0 I/O Control Register	00h	
00133h	TRBMR_0	Timer RB2_0 Mode Register	00h	
00134h	TRBPREG_0	Timer RB2_0 Prescaler Register	FFh	
00135h	TRBPR_0	Timer RB2_0 Primary Register	FFh	
00136h	TRBSC_0	Timer RB2_0 Secondary Register	FFh	
00137h	TRBIR_0	Timer RB2_0 Interrupt Request Register	00h	
00138h	TRCCNT_0	Timer RC_0 Counter	0000h	
00139h				

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.6 SFR Information (6) (1)**

Address	Symbol	Register Name	After Reset	Remarks
0013Ah	TRCGRA_0	Timer RC_0 General Register A	FFFFh	
0013Bh				
0013Ch	TRCGRB_0	Timer RC_0 General Register B	FFFFh	
0013Dh				
0013Eh	TRCGRC_0	Timer RC_0 General Register C	FFFFh	
0013Fh				
00140h	TRCGRD_0	Timer RC_0 General Register D	FFFFh	
00141h				
00142h	TRCMR_0	Timer RC_0 Mode Register	01001000b	
00143h	TRCCR1_0	Timer RC_0 Control Register 1	00h	
00144h	TRCIER_0	Timer RC_0 Interrupt Enable Register	01110000b	
00145h	TRCSR_0	Timer RC_0 Status Register	01110000b	
00146h	TRCIOR0_0	Timer RC_0 I/O Control Register 0	10001000b	
00147h	TRCIOR1_0	Timer RC_0 I/O Control Register 1	10001000b	
00148h	TRCCR2_0	Timer RC_0 Control Register 2	00011000b	
00149h	TRCDF_0	Timer RC_0 Digital Filter Function Select Register	00h	
0014Ah	TRCOER_0	Timer RC_0 Output Enable Register	01111111b	
0014Bh	TRCADCR_0	Timer RC_0 A/D Conversion Trigger Control Register	11110000b	
0014Ch	TRCOPR_0	Timer RC_0 Output Waveform Manipulation Register	00h	
0014Dh	TRCELCCR_0	Timer RC_0 ELC Cooperation Control Register	00h	
0014Eh				
0014Fh				
00150h				
00151h				
00152h				
00153h				
00154h				
00155h				
00156h				
00157h				
00158h				
00159h				
0015Ah				
0015Bh				
0015Ch				
0015Dh				
0015Eh				
0015Fh				
00160h				
00161h				
00162h				
00163h				
00164h				
00165h				
00166h				
00167h				
00168h				
00169h				
0016Ah				
0016Bh				
0016Ch				
0016Dh				
0016Eh				
0016Fh				
00170h	TRESEC	Timer RE2 Counter Data Register Timer RE2 Second Data Register	00h	
00171h	TREMIN	Timer RE2 Compare Data Register Timer RE2 Minute Data Register	00h	
00172h	TREHR	Timer RE2 Hour Data Register	00h	
00173h	TREWK	Timer RE2 Day-of-the-Week Data Register	00h	
00174h	TREDY	Timer RE2 Day Data Register	00000001b	
00175h	TREMON	Timer RE2 Month Data Register	00000001b	
00176h	TREYR	Timer RE2 Year Data Register	00h	
00177h	TRECR	Timer RE2 Control Register	00000100b	
00178h	TRECSR	Timer RE2 Count Source Select Register	00001000b	
00179h	TREADJ	Timer RE2 Clock Error Correction Register	00h	

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.8 SFR Information (8) (1)**

Address	Symbol	Register Name	After Reset	Remarks
0023Ah	MSTCR2	Module Standby Control Register 2	00h	
0023Bh	MSTCR3	Module Standby Control Register 3	00h	
0023Ch	MSTCR4	Module Standby Control Register 4	00h	
0023Dh				
0023Eh				
0023Fh				
00240h				
00241h				
00242h				
00243h				
00244h				
00245h				
00246h				
00247h				
00248h				
00249h				
0024Ah				
0024Bh				
0024Ch				
0024Dh				
0024Eh				
0024Fh				
00250h				
00251h				
00252h	FST	Flash Memory Status Register	10000X00b	
00253h				
00254h	FMR0	Flash Memory Control Register 0	00h	
00255h	FMR1	Flash Memory Control Register 1	00h	
00256h	FMR2	Flash Memory Control Register 2	00h	
00257h				
00258h				
00259h				
0025Ah				
0025Bh				
0025Ch				
0025Dh				
0025Eh				
0025Fh				
00260h	AIADDR0L	Address Match Interrupt Address 0L Register	XXXXh	
00261h				
00262h	AIADDR0H	Address Match Interrupt Address 0H Register	0000XXXXb	
00263h	AIENO	Address Match Interrupt Enable 0 Register	00h	
00264h	AIADDR1L	Address Match Interrupt Address 1L Register	XXXXh	
00265h				
00266h	AIADDR1H	Address Match Interrupt Address 1H Register	0000XXXXb	
00267h	AIEN1	Address Match Interrupt Enable 1 Register	00h	
00268h				
00269h				
0026Ah				
0026Bh				
0026Ch				
0026Dh				
0026Eh				
0026Fh				
00270h				
00271h				
00272h				
00273h				
00274h				
00275h				
00276h				
00277h				
00278h				
00279h				
0027Ah				
0027Bh				
0027Ch				
0027Dh				
0027Eh				
0027Fh				

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

**Table 3.12 SFR Information (12) (1)**

Address	Symbol	Register Name	After Reset	Remarks
06B00h	TSCUCR0	TSCU Control Register 0	0000h	
06B01h				
06B02h	TSCUCR1	TSCU Control Register 1	00000000000010000b	
06B03h				
06B04h	TSCUMR	TSCU Mode Register	000000001000000b	
06B05h				
06B06h	TSCUTCR0A	TSCU Timing Control Register 0A	0000000001111111b	
06B07h				
06B08h	TSCUTCR0B	TSCU Timing Control Register 0B	0000000001111111b	
06B09h				
06B0Ah	TSCUTCR1	TSCU Timing Control Register 1	00000000000000001b	
06B0Bh				
06B0Ch	TSCUTCR2	TSCU Timing Control Register 2	0000h	
06B0Dh				
06B0Eh	TSCUTCR3	TSCU Timing Control Register 3	0000h	
06B0Fh				
06B10h	TSCUCHC	TSCU Channel Control Register	001111100000000b	
06B11h				
06B12h	TSCUFR	TSCU Flag Register	0000h	
06B13h				
06B14h	TSCUSTC	TSCU Status Counter Register	0000h	
06B15h				
06B16h	TSCUSCS	TSCU Secondary Counter Set Register	000000000010000b	
06B17h				
06B18h	TSCUSCC	TSCU Secondary Counter	000000000010000b	
06B19h				
06B1Ah	TSCUDBR	TSCU Data Buffer Register	0000h	
06B1Bh				
06B1Ch	TSCUPRC	TSCU Primary Counter	0000h	
06B1Dh				
06B1Eh	TSCURVR0	TSCU Random Value Store Register 0	0000h	
06B1Fh				
06B20h	TSCURVR1	TSCU Random Value Store Register 1	0000h	
06B21h				
06B22h	TSCURVR2	TSCU Random Value Store Register 2	0000h	
06B23h				
06B24h	TSCURVR3	TSCU Random Value Store Register 3	0000h	
06B25h				
06B26h	TSIE0	TSCU Input Enable Register 0	0000h	
06B27h				
06B28h	TSIE1	TSCU Input Enable Register 1	0000h	
06B29h				
06B2Ah	TSIE2	TSCU Input Enable Register 2	0000h	
06B2Bh				
06B2Ch	TSCHSEL0	TSCUCHXA Select Register 0	0000h	
06B2Dh				
06B2Eh	TSCHSEL1	TSCUCHXA Select Register 1	0000h	
06B2Fh				
06B30h	TSCHSEL2	TSCUCHXA Select Register 2	0000h	
06B31h				
06B32h to 06BFFh				
06C00h		Area for storing DTC transfer vector 0	XXh	
06C01h		Area for storing DTC transfer vector 1	XXh	
06C02h		Area for storing DTC transfer vector 2	XXh	
06C03h		Area for storing DTC transfer vector 3	XXh	
06C04h		Area for storing DTC transfer vector 4	XXh	
06C05h				
06C06h				
06C07h				
06C08h		Area for storing DTC transfer vector 8	XXh	
06C09h		Area for storing DTC transfer vector 9	XXh	

X: Undefined

Note:

1. The blank areas are reserved. No access is allowed.

## 4.2 Recommended Operating Conditions

**Table 4.2 Recommended Operating Conditions (1)**  
**( $V_{CC} = 1.8 \text{ V to } 5.5 \text{ V}$ ,  $T_{OPR} = -20^\circ\text{C to } 85^\circ\text{C}$  (N version)/ $-40^\circ\text{C to } 85^\circ\text{C}$  (D version), unless otherwise specified)**

Symbol	Parameter			Conditions	Standard			Unit		
					Min.	Typ.	Max.			
$V_{CC}/AV_{CC}$	Supply voltage				1.8	—	5.5	V		
$V_{SS}/AV_{SS}$	Supply voltage				—	0	—	V		
$V_{IH}$	Input high voltage	Other than CMOS input			0.8V <sub>CC</sub>	—	V <sub>CC</sub>	V		
		CMOS input	Input level switching function (I/O port)	Input level selection: 0.35V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.5V <sub>CC</sub>	—	V <sub>CC</sub>		
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.55V <sub>CC</sub>	—	V <sub>CC</sub>		
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.65V <sub>CC</sub>	—	V <sub>CC</sub>		
				Input level selection: 0.5V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.65V <sub>CC</sub>	—	V <sub>CC</sub>		
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.7V <sub>CC</sub>	—	V <sub>CC</sub>		
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.8V <sub>CC</sub>	—	V <sub>CC</sub>		
				Input level selection: 0.7V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0.85V <sub>CC</sub>	—	V <sub>CC</sub>		
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0.85V <sub>CC</sub>	—	V <sub>CC</sub>		
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0.85V <sub>CC</sub>	—	V <sub>CC</sub>		
$V_{IL}$	Input low voltage	External clock input (XOUT)			1.2	—	V <sub>CC</sub>	V		
		Other than CMOS input			0	—	0.2V <sub>CC</sub>	V		
		CMOS input	Input level switching function (I/O port)	Input level selection: 0.35V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	0.2V <sub>CC</sub>		
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	—	0.2V <sub>CC</sub>		
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	—	0.2V <sub>CC</sub>		
				Input level selection: 0.5V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	0.4V <sub>CC</sub>		
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	—	0.3V <sub>CC</sub>		
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	—	0.2V <sub>CC</sub>		
				Input level selection: 0.7V <sub>CC</sub>	4.0 V ≤ V <sub>CC</sub> ≤ 5.5 V	0	—	0.55V <sub>CC</sub>		
					2.7 V ≤ V <sub>CC</sub> < 4.0 V	0	—	0.45V <sub>CC</sub>		
					1.8 V ≤ V <sub>CC</sub> < 2.7 V	0	—	0.35V <sub>CC</sub>		
$I_{OH}$ (sum)	Peak sum output high current	External clock input (XOUT)			0	—	0.4	V		
		Sum of all pins $I_{OH}$ (peak)			—	—	-80	mA		
	Average sum output high current	Sum of all pins $I_{OH}$ (avg)			—	—	-40	mA		
		When drive capacity is low			—	—	-10	mA		
	Peak output high current	When drive capacity is high			—	—	-40	mA		
		When drive capacity is low			—	—	-5	mA		
	Average output high current	When drive capacity is high			—	—	-20	mA		
		When drive capacity is low			—	—	80	mA		
	Peak sum output low current	Sum of all pins $I_{OL}$ (peak)			—	—	40	mA		
		Sum of all pins $I_{OL}$ (avg)			—	—	10	mA		
$I_{OL}$ (sum)	Peak output low current	When drive capacity is low			—	—	40	mA		
		When drive capacity is high			—	—	5	mA		
	Average output low current	When drive capacity is low			—	—	20	mA		
		When drive capacity is high			—	—	5	mA		
$f(XIN)$	XIN clock input oscillation frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V 1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	20	MHz		
					—	—	5	MHz		
$f(XCIN)$	XCIN clock input oscillation frequency			1.8 V ≤ V <sub>CC</sub> ≤ 5.5 V	—	32.768	50	kHz		
$f(HOCO)$	Count source for timer RC			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V	32	—	40	MHz		
$f(HOCO-F)$	fHOCO-F frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V 1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	20	MHz		
					—	—	5	MHz		
$f(BCLK)$	System clock frequency			2.7 V ≤ V <sub>CC</sub> ≤ 5.5 V 1.8 V ≤ V <sub>CC</sub> < 2.7 V	—	—	20	MHz		
	CPU clock frequency				—	—	5	MHz		

Note:

1. The average output current indicates the average value of current measured during 100 ms.

**Table 4.5 Flash Memory (Program ROM) Characteristics  
(V<sub>CC</sub> = 2.7 V to 5.5 V, T<sub>OPR</sub> = -20°C to 85°C (N version)/-40°C to 85°C (D version), unless otherwise specified)**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
—	Program/erase endurance <sup>(1)</sup>		1,000 <sup>(2)</sup>	—	—	times
—	Byte program time (Program and erase endurance ≤ 100 times)		—	—	—	μs
—	Byte program time (Program and erase endurance ≤ 1,000 times)		—	—	—	μs
—	Word program time (Program and erase endurance ≤ 100 times)	T <sub>OPR</sub> = 25°C, V <sub>CC</sub> = 5.0 V	—	100	200	μs
—	Word program time (Program and erase endurance ≤ 100 times)		—	100	400	μs
—	Word program time (Program and erase endurance ≤ 1,000 times)		—	100	650	μs
—	Block erase time		—	0.3	4	s
t <sub>d(SR-SUS)</sub>	Time delay from suspend request until suspend		—	—	5 + CPU clock × 3 cycles	ms
—	Interval from erase start/restart until following suspend request		0	—	—	μs
—	Time from suspend until erase restart		—	—	30 + CPU clock × 1 cycle	μs
t <sub>d(CMDRST-READY)</sub>	Time from when command is forcibly terminated until reading is enabled		—	—	30 + CPU clock × 1 cycle	μs
—	Program, erase voltage		2.7	—	5.5	V
—	Read voltage		1.8	—	5.5	V
—	Program, erase temperature		-20 (N ver.) -40 (D ver.)	—	85	°C
—	Data hold time <sup>(6)</sup>	Ambient temperature = 55°C <sup>(7)</sup>	20	—	—	year

Notes:

1. Definition of programming/erasure endurance  
The programming and erasure endurance is defined on a per-block basis.  
If the programming and erasure endurance is n (n = 100 or 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.  
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6. The data hold time includes time that the power supply is off or the clock is not supplied.
7. The data hold time includes 7,000 hours under an environment of ambient temperature 85°C.

**Table 4.12 Low-Speed On-Chip Oscillator Circuit Characteristics**  
**(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/**  
**-40°C to 85°C (D version))**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
fLOCO	Low-speed on-chip oscillator frequency		60	125	250	kHz
—	Oscillation stability time	Vcc = 5.0 V, Topr = 25°C	—	30	100	μs
—	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	—	3	—	μA

**Table 4.13 Power Supply Circuit Characteristics**  
**(Measurement conditions: Vcc = 1.8 V to 5.5 V, Topr = -20°C to 85°C (N version)/**  
**-40°C to 85°C (D version))**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
td(P-R)	Time for internal power supply stabilization during power-on <sup>(1)</sup>		—	—	2,000	μs

Note:

- Waiting time until the internal power supply generation circuit stabilizes during power-on.

**Table 4.16 DC Characteristics (3) [2.7 V ≤ V<sub>CC</sub> < 4.2 V]**  
**(Measurement conditions: V<sub>CC</sub> = 1.8 V to 5.5 V, T<sub>OPR</sub> = -20°C to 85°C (N version)/**  
**-40°C to 85°C (D version))**

Symbol	Parameter	Conditions	Standard			Unit
			Min.	Typ.	Max.	
V <sub>OH</sub>	Output high voltage Other than XOUT	Drive capacity is high	I <sub>OH</sub> = -5 mA	V <sub>CC</sub> - 0.5	—	Vcc
		Drive capacity is low	I <sub>OH</sub> = -1 mA	V <sub>CC</sub> - 0.5	—	Vcc
	XOUT		I <sub>OH</sub> = -200 μA	1.0	—	Vcc
V <sub>OL</sub>	Output low voltage Other than XOUT	Drive capacity is high	I <sub>OL</sub> = 5 mA	—	—	0.5
		Drive capacity is low	I <sub>OL</sub> = 1 mA	—	—	0.5
	XOUT		I <sub>OL</sub> = 200 μA	—	—	0.5
V <sub>T+</sub> -V <sub>T-</sub>	Hysteresis INT0 to INT4, KI0 to KI3, TRJIO_0, TRCCLK_0, TRCTRG_0, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, SCL2, SDA2, CLK2, RXD2, SCL_0, SDA_0, SSI_0, SCS_0, SSCK_0, SSO_0			0.1	0.4	—
		RESET	V <sub>CC</sub> = 3.0 V	0.1	0.5	—
I <sub>IH</sub>	Input high current		V <sub>I</sub> = 3.0 V	—	—	1.0 μA
I <sub>IL</sub>	Input low current		V <sub>I</sub> = 0 V	—	—	-1.0 μA
R <sub>PULLUP</sub>	Pull-up resistance		V <sub>I</sub> = 0 V	42	84	168 kΩ
R <sub>IXIN</sub>	Feedback resistance	XIN		—	0.3	—
R <sub>IXCIN</sub>	Feedback resistance	XCIN		—	8	—
V <sub>RAM</sub>	RAM hold voltage		During stop mode	1.8	—	—

**Table 4.19 DC Characteristics (6) [ $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$ ]  
( $\text{T}_{\text{opr}} = -20^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (N version)/ $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (D version), unless otherwise specified)**

Symbol	Parameter	Conditions							Standard (4)			Unit	
		Oscillation		On-Chip Oscillator		CPU Clock	Low-Power-Consumption Setting	Other	Min.	Typ.	Max.		
		XIN (2)	XCIN	High-Speed	Low-Speed								
I <sub>CC</sub>	Power supply current (1)	High-speed clock mode	5 MHz	Off	Off	125 kHz	No division	—	—	2.2	—	mA	
		High-speed on-chip oscillator mode	5 MHz	Off	Off	125 kHz	Divide-by-8	—	—	0.8	—	mA	
		High-speed on-chip oscillator mode	Off	Off	5 MHz (3)	125 kHz	No division	—	—	2.5	10	mA	
		High-speed on-chip oscillator mode	Off	Off	5 MHz (3)	125 kHz	Divide-by-8	—	—	1.7	—	mA	
		High-speed on-chip oscillator mode	Off	Off	4 MHz (3)	125 kHz	Divide-by-16	MSTIIC = 1 MSTTRC = 1	—	1	—	mA	
		Low-speed on-chip oscillator mode	Off	Off	Off	125 kHz	Divide-by-8	FMR27 = 1 SVC0 = 0	—	90	300	μA	
		Low-speed clock mode	Off	32 kHz	Off	Off	No division	FMR27 = 1 SVC0 = 0	—	80	350	μA	
		Wait mode	Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock operation	—	15	90	μA
			Off	Off	Off	125 kHz	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	—	4	80	μA
			Off	32 kHz	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 SVC0 = 1	While a WAIT instruction is executed Peripheral clock off	—	3.5	—	μA
		Stop mode	Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	T <sub>opr</sub> = 25°C Peripheral clock off	—	2.2	6	μA
			Off	Off	Off	Off	—	VCA27 = 0 VCA26 = 0 VCA25 = 0 CM10 = 1	T <sub>opr</sub> = 85°C Peripheral clock off	—	30	—	μA

Notes:

1. V<sub>cc</sub> = 1.8 V to 2.7 V, single-chip mode, output pins are open, and other pins are V<sub>ss</sub>.
2. XIN is set to square wave input.
3. fHOCO-F
4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.  
The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.





Figure 4.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)



**Figure 4.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)**

**Table 4.24 Timing Requirements of Serial Interface  
(Internal clock selected as transfer clock (master communication))**

Symbol	Parameter	Standard						Unit	
		Vcc = 2.2 V, Topr = 25°C		Vcc = 3 V, Topr = 25°C		Vcc = 5 V, Topr = 25°C			
		Min.	Max.	Min.	Max.	Min.	Max.		
td(C-Q)	TXDi output delay time	—	200	—	30	—	10	ns	
tsu(D-C)	RXDi input setup time (1)	150	—	120	—	90	—	ns	
th(C-D)	RXDi input hold time	90	—	90	—	90	—	ns	

i = 0 or 1


Note:

- External pin load condition CL = 30 pF

**Table 4.25 Timing Requirements of Serial Interface  
(External clock selected as transfer clock (slave communication))**

Symbol	Parameter	Standard						Unit	
		Vcc = 2.2 V, Topr = 25°C		Vcc = 3 V, Topr = 25°C		Vcc = 5 V, Topr = 25°C			
		Min.	Max.	Min.	Max.	Min.	Max.		
tc(CK)	CLKi input cycle time	800	—	300	—	200	—	ns	
tw(CKH)	CLKi input high width	400	—	150	—	100	—	ns	
tw(CKL)	CLKi input low width	400	—	150	—	100	—	ns	
td(C-Q)	TXDi output delay time	—	200	—	120	—	90	ns	
tsu(D-C)	RXDi input setup time	150	—	30	—	10	—	ns	
th(C-D)	RXDi input hold time	90	—	90	—	90	—	ns	

i = 0 or 1



**Figure 4.9 Input and Output Timing of Serial Interface (i = 0 or 1)**

## Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the “Packages” section of the Renesas Electronics website.

