
### Intel - 5M80ZM64C4N Datasheet





Welcome to E-XFL.COM

#### Understanding <u>Embedded - CPLDs (Complex</u> <u>Programmable Logic Devices)</u>

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixedfunction ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

#### **Applications of Embedded - CPLDs**

#### Details

Product Status	Active
Programmable Type	In System Programmable
Delay Time tpd(1) Max	7.5 ns
Voltage Supply - Internal	1.71V ~ 1.89V
Number of Logic Elements/Blocks	80
Number of Macrocells	64
Number of Gates	-
Number of I/O	30
Operating Temperature	0°C ~ 85°C (TJ)
Mounting Type	Surface Mount
Package / Case	64-TFBGA
Supplier Device Package	64-MBGA (4.5x4.5)
Purchase URL	https://www.e-xfl.com/product-detail/intel/5m80zm64c4n

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

## **Recommended Operating Conditions**

Table 3–2 lists recommended operating conditions for the MAX V device family.

Table 3–2. Recommended Operating Conditions for MAX V Devices

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>ccint</sub> (1)	1.8-V supply voltage for internal logic and in-system programming (ISP)	MAX V devices	1.71	1.89	V
	Supply voltage for I/O buffers, 3.3-V operation	_	3.00	3.60	V
	Supply voltage for I/O buffers, 2.5-V operation	_	2.375	2.625	V
V <sub>CCIO</sub> (1)	Supply voltage for I/O buffers, 1.8-V operation	_	1.71	1.89	V
	Supply voltage for I/O buffers, 1.5-V operation	_	1.425	1.575	V
	Supply voltage for I/O buffers, 1.2-V operation	_	1.14	1.26	V
VI	Input voltage	(2), (3), (4)	-0.5	4.0	V
V <sub>0</sub>	Output voltage	_	0	V <sub>CCIO</sub>	V
		Commercial range	0	85	°C
TJ	Operating junction temperature	Industrial range	-40	100	°C
		Extended range (5)	-40	125	°C

### Notes to Table 3-2:

(1) MAX V device ISP and/or user flash memory (UFM) programming using JTAG or logic array is not guaranteed outside the recommended operating conditions (for example, if brown-out occurs in the system during a potential write/program sequence to the UFM, Altera recommends that you read back the UFM contents and verify it against the intended write data).

(2) The minimum DC input is -0.5 V. During transitions, the inputs may undershoot to -2.0 V for input currents less than 100 mA and periods shorter than 20 ns.

(3) During transitions, the inputs may overshoot to the voltages shown below based on the input duty cycle. The DC case is equivalent to 100% duty cycle. For more information about 5.0-V tolerance, refer to the Using MAX V Devices in Multi-Voltage Systems chapter.

<u>V<sub>IN</sub></u> 4.0 V Max. Duty Cycle 100% (DC)

4.1 V 90%

4.2 V 50%

30% 4.3 V

4.4 V 17%

4.5 V 10%

(4) All pins, including the clock, I/O, and JTAG pins, may be driven before V<sub>CCINT</sub> and V<sub>CCIO</sub> are powered.

(5) For the extended temperature range of 100 to 125°C, MAX V UFM programming (erase/write) is only supported using the JTAG interface. UFM programming using the logic array interface is not guaranteed in this range.

## **Programming/Erasure Specifications**

Table 3–3 lists the programming/erasure specifications for the MAX V device family.

### Table 3–3. Programming/Erasure Specifications for MAX V Devices

Parameter	Block	Minimum	Typical	Maximum	Unit
Erase and reprogram cycles	UFM	_	_	1000 (1)	Cycles
Liase and reprogram cycles	Configuration flash memory (CFM)	_	_	100	Cycles

Note to Table 3-3:

(1) This value applies to the commercial grade devices. For the industrial grade devices, the value is 100 cycles.

## **DC Electrical Characteristics**

Table 3-4 lists DC electrical characteristics for the MAX V device family.

Table 3–4. DC Electrical Characteristics for MAX V Devices	<i>(Note 1)</i> (Part 1 of 2)
--	-------------------------------

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
I <sub>I</sub>	Input pin leakage current	$V_I = V_{CCI0}$ max to 0 V (2)	-10	—	10	μA
I <sub>OZ</sub>	Tri-stated I/O pin leakage current	$V_0 = V_{CCI0}$ max to 0 V (2)	-10	_	10	μA
		5M40Z, 5M80Z, 5M160Z, and 5M240Z (Commercial grade) (4), (5)	_	25	90	μΑ
		5M240Z (Commercial grade) (6)	_	27	96	μΑ
ICCSTANDBY	V <sub>CCINT</sub> supply current (standby) <i>(3)</i>	5M40Z, 5M80Z, 5M160Z, and 5M240Z (Industrial grade) (5), (7)	_	25	139	μΑ
		5M240Z (Industrial grade) <i>(6)</i>	—	27	152	μA
		5M570Z (Commercial grade) <i>(4)</i>	_	27	96	μA
		5M570Z (Industrial grade) (7)	—	27	152	μA
		5M1270Z and 5M2210Z	—	2	—	mA
V/ (0)	Hysteresis for Schmitt	V <sub>CCI0</sub> = 3.3 V	—	400	—	mV
V <sub>SCHMITT</sub> (8)	trigger input <i>(9)</i>	V <sub>CCI0</sub> = 2.5 V	—	190	—	mV
ICCPOWERUP	V <sub>CCINT</sub> supply current during power-up <i>(10)</i>	MAX V devices	_	_	40	mA
		$V_{CCIO} = 3.3 V (11)$	5	—	25	kΩ
	Value of I/O pin pull-up	$V_{CCIO} = 2.5 V (11)$	10	—	40	kΩ
R <sub>PULLUP</sub>	resistor during user	$V_{CCIO} = 1.8 V (11)$	25	_	60	kΩ
	mode and ISP	$V_{CCIO} = 1.5 V (11)$	45	_	95	kΩ
		$V_{CCIO} = 1.2 V (11)$	80	—	130	kΩ

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
I <sub>PULLUP</sub>	I/O pin pull-up resistor current when I/O is unprogrammed	_	_	_	300	μA
C <sub>10</sub>	Input capacitance for user I/O pin	_	_	_	8	pF
C <sub>gclk</sub>	Input capacitance for dual-purpose GCLK/user I/O pin	_	_	_	8	pF

Table 3-4. DC Electrical Characteristics for MAX V Devices (Note 1) (Part 2 of 2)

Notes to Table 3-4:

- (1) Typical values are for  $T_A$  = 25°C,  $V_{CCINT}$  = 1.8 V and  $V_{CCIO}$  = 1.2, 1.5, 1.8, 2.5, or 3.3 V.
- (2) This value is specified for normal device operation. The value may vary during power-up. This applies to all V<sub>CCI0</sub> settings (3.3, 2.5, 1.8, 1.5, and 1.2 V).
- (3)  $V_1$  = ground, no load, and no toggling inputs.
- (4) Commercial temperature ranges from 0°C to 85°C with the maximum current at 85°C.
- (5) Not applicable to the T144 package of the 5M240Z device.
- (6) Only applicable to the T144 package of the 5M240Z device.
- (7) Industrial temperature ranges from -40°C to 100°C with the maximum current at 100°C.
- (8) This value applies to commercial and industrial range devices. For extended temperature range devices, the V<sub>SCHMITT</sub> typical value is 300 mV for V<sub>CCI0</sub> = 3.3 V and 120 mV for V<sub>CCI0</sub> = 2.5 V.
- (9) The TCK input is susceptible to high pulse glitches when the input signal fall time is greater than 200 ns for all I/O standards.
- (10) This is a peak current value with a maximum duration of  $t_{\mbox{CONFIG}}$  time.
- (11) Pin pull-up resistance values will lower if an external source drives the pin higher than  $V_{CCIO}$ .

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage	—	3.0	3.6	V
V <sub>IH</sub>	High-level input voltage	—	1.7	4.0	V
V <sub>IL</sub>	Low-level input voltage	—	-0.5	0.8	V
V <sub>OH</sub>	High-level output voltage	V <sub>CCI0</sub> = 3.0, IOH = -0.1 mA <i>(1)</i>	V <sub>CCI0</sub> - 0.2	_	V
V <sub>OL</sub>	Low-level output voltage	V <sub>CCIO</sub> = 3.0, IOL = 0.1 mA <i>(1)</i>	_	0.2	V

### Table 3–6. 3.3-V LVCMOS Specifications for MAX V Devices

Note to Table 3-6:

(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the MAX V Device Architecture chapter.

Table 3-7. 2.5-V I/O Specifications for MAX V Devices

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage	—	2.375	2.625	V
V <sub>IH</sub>	High-level input voltage	—	1.7	4.0	V
V <sub>IL</sub>	Low-level input voltage	—	-0.5	0.7	V
		IOH = -0.1 mA (1)	2.1	—	V
V <sub>OH</sub>	High-level output voltage	IOH = -1 mA (1)	2.0	—	V
		IOH = -2 mA (1)	1.7		V
		IOL = 0.1 mA (1)	_	0.2	V
V <sub>OL</sub>	Low-level output voltage	IOL = 1 mA <i>(1)</i>	—	0.4	V
		IOL = 2 mA (1)	—	0.7	V

Note to Table 3-7:

(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the MAX V Device Architecture chapter.

Symbol	Parameter	Conditions	Minimum	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage	—	1.71	1.89	V
V <sub>IH</sub>	High-level input voltage	—	$0.65 \times V_{CCIO}$	2.25 <i>(2)</i>	V
V <sub>IL</sub>	Low-level input voltage	—	-0.3	$0.35 \times V_{CCIO}$	V
V <sub>OH</sub>	High-level output voltage	IOH = -2 mA (1)	$V_{CCIO} - 0.45$	_	V
V <sub>OL</sub>	Low-level output voltage	IOL = 2 mA (1)		0.45	V

Table 3-8. 1.8-V I/O Specifications for MAX V Devices

Notes to Table 3-8:

(1) This specification is supported across all the programmable drive strength settings available for this I/O standard, as shown in the MAX V Device Architecture chapter.

(2) This maximum V<sub>IH</sub> reflects the JEDEC specification. The MAX V input buffer can tolerate a V<sub>IH</sub> maximum of 4.0, as specified by the V<sub>I</sub> parameter in Table 3–2 on page 3–2.

Symbol	Parameter	Conditions	Minimum	Typical	Maximum	Unit
V <sub>CCIO</sub>	I/O supply voltage	—	2.375	2.5	2.625	V
V <sub>OD</sub>	Differential output voltage swing	—	247	_	600	mV
V <sub>OS</sub>	Output offset voltage	—	1.125	1.25	1.375	V

Table 3–13. RSDS Specifications for MAX V Devices (Note 1)

Note to Table 3-13:

(1) Supports emulated RSDS output using a three-resistor network (RSDS\_E\_3R).

### **Bus Hold Specifications**

Table 3–14 lists the bus hold specifications for the MAX V device family.

Table 3–14. Bus Hold Specifications for MAX V Devices

		V <sub>ccio</sub> Level										
Parameter	Conditions	1.:	2 V	1.	5 V	1.8	B V	2.	5 V	3.3	3 V	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Low sustaining current	$V_{IN} > V_{IL}$ (maximum)	10	_	20	_	30	_	50	_	70	_	μA
High sustaining current	V <sub>IN</sub> < V <sub>IH</sub> (minimum)	-10	_	-20	_	-30	_	-50	_	-70	_	μA
Low overdrive current	$0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CCIO}}$	_	130	_	160	_	200	_	300	_	500	μA
High overdrive current	$0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{CCIO}}$		-130		-160		-200		-300		-500	μA

## **Power-Up Timing**

Table 3–15 lists the power-up timing characteristics for the MAX V device family.

Table 3-15.	Power-Un	Timing for	MAX V	Devices
	1 0 10 0 0 0	rinning ror		0011003

Symbol	Parameter	Device	Temperature Range	Min	Тур	Max	Unit
		5M40Z	Commercial and industrial	—	—	200	μs
		5101402	Extended	—	_	300	μs
	SymbolParameterONFIGThe amount of time from when minimum V ccint is reached until the device enters user mode (1)	5M80Z	Commercial and industrial	—	—	200	μs
		5101602	Extended	—		300	μs
		5M160Z	Commercial and industrial	—		200	μs
The amount of time from	SIMTOOL	Extended	—	—	300	μs	
	5M240Z <i>(2)</i>	Commercial and industrial	—		200	μs	
	51V12402 ( <i>2)</i>	Extended	—	_	300	μs	
+	when minimum V <sub>court</sub> is	5M240Z <i>(3)</i>	Commercial and industrial	—	_	300	μs
CONFIG		51V12402 ( <i>3)</i>	Extended	—		400	μs
	enters user mode (1)	5M570Z	Commercial and industrial	—	_	300	μs
		510157 02	Extended	—	—	400	μs
		5M1270Z (4)	Commercial and industrial	—	—	300	μs
		51112702 (4)	Extended	—	_	400	μs
		5M1270Z <i>(5)</i>	Commercial and industrial	—		450	μs
		$\int \frac{\partial V}{\partial t} = \frac{\partial V}{\partial t} $	Extended	—	—	500	μs
		5M2210Z	Commercial and industrial	—	—	450	μs
		JIVIZZTUZ	Extended	—	—	500	μs

Notes to Table 3-15:

(1) For more information about power-on reset (POR) trigger voltage, refer to the Hot Socketing and Power-On Reset in MAX V Devices chapter.

(2) Not applicable to the T144 package of the 5M240Z device.

(3) Only applicable to the T144 package of the 5M240Z device.

(4) Not applicable to the F324 package of the 5M1270Z device.

(5) Only applicable to the F324 package of the 5M1270Z device.

# **Power Consumption**

You can use the Altera<sup>®</sup> PowerPlay Early Power Estimator and PowerPlay Power Analyzer to estimate the device power.

# **Timing Model and Specifications**

MAX V devices timing can be analyzed with the Altera Quartus<sup>®</sup> II software, a variety of industry-standard EDA simulators and timing analyzers, or with the timing model shown in Figure 3–2.

MAX V devices have predictable internal delays that allow you to determine the worst-case timing of any design. The software provides timing simulation, point-to-point delay prediction, and detailed timing analysis for device-wide performance evaluation.




Figure 3–2. Timing Model for MAX V Devices

You can derive the timing characteristics of any signal path from the timing model and parameters of a particular device. You can calculate external timing parameters, which represent pin-to-pin timing delays, as the sum of the internal parameters.

**L** For more information, refer to *AN629*: *Understanding Timing in Altera CPLDs*.

<sup>•</sup> For more information about these power analysis tools, refer to the *PowerPlay Early Power Estimator for Altera CPLDs User Guide* and the *PowerPlay Power Analysis* chapter in volume 3 of the *Quartus II Handbook*.

## **Preliminary and Final Timing**

This section describes the performance, internal, external, and UFM timing specifications. All specifications are representative of the worst-case supply voltage and junction temperature conditions.

Timing models can have either preliminary or final status. The Quartus II software issues an informational message during the design compilation if the timing models are preliminary. Table 3–16 lists the status of the MAX V device timing models.

Preliminary status means the timing model is subject to change. Initially, timing numbers are created using simulation results, process data, and other known parameters. These tests are used to make the preliminary numbers as close to the actual timing parameters as possible.

Final timing numbers are based on actual device operation and testing. These numbers reflect the actual performance of the device under the worst-case voltage and junction temperature conditions.

Device	Final
5M40Z	✓
5M80Z	✓ <i>✓</i>
5M160Z	✓
5M240Z	✓
5M570Z	✓ <i>✓</i>
5M1270Z	$\checkmark$
5M2210Z	$\checkmark$

Table 3–16. Timing Model Status for MAX V Devices

### Performance

Table 3–17 lists the MAX V device performance for some common designs. All performance values were obtained with the Quartus II software compilation of megafunctions.

 Table 3–17. Device Performance for MAX V Devices (Part 1 of 2)

					Performance						
Resource Used	Design Size and Function	Resources Used				80Z/ 5M160Z/ / 5M570Z	5M1270Z/	Unit			
		Mode	LEs	UFM Blocks	C4	C5, I5	C4	C5, I5			
	16-bit counter (1)	—	16	0	184.1	118.3	247.5	201.1	MHz		
	64-bit counter (1)	—	64	0	83.2	80.5	154.8	125.8	MHz		
	16-to-1 multiplexer	—	11	0	17.4	20.4	8.0	9.3	ns		
LE	32-to-1 multiplexer	—	24	0	12.5	25.3	9.0	11.4	ns		
	16-bit XOR function	—	5	0	9.0	16.1	6.6	8.2	ns		
	16-bit decoder with single address line	_	5	0	9.2	16.1	6.6	8.2	ns		

Table 3–20 through Table 3–23 list the adder delays for  $t_{ZX}$  and  $t_{XZ}$  microparameters when using an I/O standard other than 3.3-V LVTTL with 16 mA drive strength.

		5N	/40Z/ 5M8 5M240Z/	0Z/ 5M160 / 5M570Z	) <b>Z</b> /						
Standar	d	C4		C5	C5, I5		C4		, I5	Unit	
		Min	Max	Min	Max	Min	Max	Min	Max		
3.3-V LVTTL	16 mA		0	—	0		0	_	0	ps	
3.3-V LVIIL	8 mA		72	—	74	_	101	_	125	ps	
3.3-V LVCMOS	8 mA		0	—	0	_	0	_	0	ps	
3.3-V LV01003	4 mA		72	—	74		101	-	125	ps	
2.5-V LVTTL /	14 mA		126	—	127		155		191	ps	
LVCMOS	7 mA		196	—	197	_	545	_	671	ps	
1.8-V LVTTL /	6 mA		608	—	610		721	-	888	ps	
LVCMOS	3 mA		681	—	685	_	2012	_	2477	ps	
1.5-V LVCMOS	4 mA		1162	—	1157	_	1590	_	1957	ps	
1.5-V LVGIVIUS	2 mA		1245	—	1244	_	3269	_	4024	ps	
1.2-V LVCMOS	3 mA	_	1889	—	1856	_	2860	_	3520	ps	
3.3-V PCI	20 mA		72	—	74	_	-18	—	-22	ps	
LVDS	—	—	126		127	_	155	—	191	ps	
RSDS	—		126	—	127	_	155	_	191	ps	

Table 3-21. 1	zx IOE Microparameter	<b>Adders for Slow Slew</b>	<b>Rate for MAX V Devices</b>
---------------	-----------------------	-----------------------------	-------------------------------

		51	M40Z/ 5M8 5M240Z/	0Z/ 5M16 5M570Z	D <b>Z</b> /		1			
Standard		C4		C5	C5, I5		C4		, <b>1</b> 5	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
3.3-V LVTTL	16 mA		5,951	_	6,063	_	6,012		5,743	ps
3.3-V LVIIL	8 mA		6,534	_	6,662		8,785		8,516	ps
3.3-V LVCMOS	8 mA		5,951	_	6,063		6,012		5,743	ps
	4 mA		6,534	_	6,662		8,785		8,516	ps
2.5-V LVTTL /	14 mA		9,110	_	9,237		10,072		9,803	ps
LVCMOS	7 mA		9,830	_	9,977		12,945		12,676	ps
1.8-V LVTTL /	6 mA		21,800	_	21,787		21,185		20,916	ps
LVCMOS	3 mA		23,020	_	23,037		24,597		24,328	ps
1.5-V LVCMOS	4 mA	—	39,120	_	39,067		34,517		34,248	ps
1.3-V LVUIVIUS	2 mA	_	40,670	_	40,617	_	39,717	_	39,448	ps
1.2-V LVCMOS	3 mA	_	69,505	—	70,461		55,800	_	55,531	ps
3.3-V PCI	20 mA		6,534	_	6,662		35	_	44	ps

The default slew rate setting for MAX V devices in the Quartus II design software is "fast".

	Parameter	51	M40Z/ 5M8 5M240Z/	80Z/ 5M16 / 5M570Z	0 <b>Z</b> /	5M1270Z/ 5M2210Z				
Symbol		(	;4	C5	, I5	C	4	C5	, 15	Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>aclk</sub>	Address register clock period	100	—	100	—	100	—	100	_	ns
t <sub>ASU</sub>	Address register shift signal setup to address register clock	20	_	20	_	20	_	20	_	ns
t <sub>AH</sub>	Address register shift signal hold to address register clock	20	_	20	_	20	_	20	_	ns
t <sub>ADS</sub>	Address register data in setup to address register clock	20	_	20	_	20	_	20	_	ns
t <sub>ADH</sub>	Address register data in hold from address register clock	20	_	20	_	20	_	20	_	ns
t <sub>DCLK</sub>	Data register clock period	100	—	100	—	100	—	100	—	ns
t <sub>DSS</sub>	Data register shift signal setup to data register clock	60	_	60	_	60	_	60	_	ns
t <sub>DSH</sub>	Data register shift signal hold from data register clock	20	_	20	_	20	_	20	_	ns
t <sub>DDS</sub>	Data register data in setup to data register clock	20	_	20	_	20	_	20	_	ns
t <sub>DDH</sub>	Data register data in hold from data register clock	20	_	20	_	20	_	20	_	ns
t <sub>DP</sub>	Program signal to data clock hold time	0	_	0	_	0	_	0		ns
t <sub>PB</sub>	Maximum delay between program rising edge to UFM busy signal rising edge	_	960	_	960	_	960	_	960	ns
t <sub>BP</sub>	Minimum delay allowed from UFM busy signal going low to program signal going low	20	_	20	_	20	_	20	_	ns
t <sub>PPMX</sub>	Maximum length of busy pulse during a program		100	—	100	_	100	_	100	μs


Table 3–24. UFM Block Internal Timing Microparameters for MAX V Devices (Part 1 of 2)

		51	/40Z/ 5M8 5M240Z/	80Z/ 5M16 / 5M570Z	DZ/	5M1270Z/ 5M2210Z				
Symbol	Parameter	C	C4		C5, I5		C4		C5, I5	
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AE</sub>	Minimum erase signal to address clock hold time	0	_	0	_	0	_	0	_	ns
t <sub>EB</sub>	Maximum delay between the erase rising edge to the UFM busy signal rising edge	_	960	_	960	_	960	_	960	ns
t <sub>BE</sub>	Minimum delay allowed from the UFM busy signal going low to erase signal going low	20	_	20		20	_	20	_	ns
t <sub>EPMX</sub>	Maximum length of busy pulse during an erase	_	500	_	500	_	500	_	500	ms
t <sub>DCO</sub>	Delay from data register clock to data register output	_	5	_	5	_	5	_	5	ns
t <sub>OE</sub>	Delay from OSC_ENA signal reaching UFM to rising clock of OSC leaving the UFM	180	_	180	_	180	_	180	_	ns
t <sub>RA</sub>	Maximum read access time	_	65	_	65	_	65	_	65	ns
t <sub>oscs</sub>	Maximum delay between the OSC_ENA rising edge to the erase/program signal rising edge	250	_	250	_	250	_	250	_	ns
t <sub>oscн</sub>	Minimum delay allowed from the erase/program signal going low to OSC_ENA signal going low	250	_	250	_	250	_	250	_	ns


### Table 3–24. UFM Block Internal Timing Microparameters for MAX V Devices (Part 2 of 2)

Figure 3–3 through Figure 3–5 show the read, program, and erase waveforms for UFM block timing parameters listed in Table 3–24.





### Figure 3-4. UFM Program Waveform



### Figure 3–5. UFM Erase Waveform




Table 3–25. Routing Delay Internal Timing Microparameters for MAX V Devices

Routing	5	M40Z/ 5M8 5M240Z/	0Z/ 5M160 5M570Z	<b>Z</b> /	5M1270Z/ 5M2210Z					
	C	:4	C5, I5 C4 C5, I5		C4 C5, I		, <b>I</b> 5	Unit		
	Min	Max	Min	Max	Min	Max	Min	Max		
t <sub>C4</sub>	—	860	—	1,973		561	—	690	ps	
t <sub>R4</sub>	—	655	—	1,479	_	445	—	548	ps	
t <sub>LOCAL</sub>	—	1,143	—	2,947	_	731	—	899	ps	

### **External Timing Parameters**

External timing parameters are specified by device density and speed grade. All external I/O timing parameters shown are for the 3.3-V LVTTL I/O standard with the maximum drive strength and fast slew rate. For external I/O timing using standards other than LVTTL or for different drive strengths, use the I/O standard input and output delay adders in Table 3–32 on page 3–23 through Table 3–36 on page 3–25.

• For more information about each external timing parameters symbol, refer to *AN629: Understanding Timing in Altera CPLDs.* 

3-19

Table 3–26 lists the external I/O timing parameters for the 5M40Z, 5M80Z, 5M160Z, and 5M240Z devices.

Table 3–26. Global Clock External I/O Timing Parameters for the 5M40Z, 5M80Z, 5M160Z, and 5M240Z	Devices
(Note 1), (2)	

Gumbal	Parameter	Quadition	C	4	C5	Unit	
Symbol	Parameter	Condition	Min	Max	Min	Max	UNIT
t <sub>PD1</sub>	Worst case pin-to-pin delay through one LUT	10 pF	_	7.9	_	14.0	ns
t <sub>PD2</sub>	Best case pin-to-pin delay through one LUT	10 pF	—	5.8	_	8.5	ns
t <sub>su</sub>	Global clock setup time	—	2.4	—	4.6	—	ns
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	ns
t <sub>co</sub>	Global clock to output delay	10 pF	2.0	6.6	2.0	8.6	ns
t <sub>CH</sub>	Global clock high time	—	253	—	339	—	ps
t <sub>CL</sub>	Global clock low time	—	253	—	339	—	ps
t <sub>CNT</sub>	Minimum global clock period for 16-bit counter	—	5.4	_	8.4	—	ns
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter	_		184.1	_	118.3	MHz

Notes to Table 3-26:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

(2) Not applicable to the T144 package of the 5M240Z device.

Table 3–27 lists the external I/O timing parameters for the T144 package of the 5M240Z device.

Table 3–27. Global Clock External I/O Timing Parameters for the 5M240Z Dev	ice (Note 1), (2)
--	-------------------

Gumbal	Deservator	Ocadition	C4		C5, I5		
Symbol	Parameter	Condition	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin-to-pin delay through one LUT	10 pF	—	9.5	_	17.7	ns
t <sub>PD2</sub>	Best case pin-to-pin delay through one LUT	10 pF	—	5.7	_	8.5	ns
t <sub>SU</sub>	Global clock setup time	—	2.2	—	4.4	—	ns
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	ns
t <sub>CO</sub>	Global clock to output delay	10 pF	2.0	6.7	2.0	8.7	ns
t <sub>CH</sub>	Global clock high time	—	253	—	339	—	ps
t <sub>CL</sub>	Global clock low time	—	253	—	339	—	ps
t <sub>cnt</sub>	Minimum global clock period for 16-bit counter	_	5.4	_	8.4	_	ns
f <sub>cnt</sub>	Maximum global clock frequency for 16-bit counter	_		184.1	_	118.3	MHz

Notes to Table 3-27:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

(2) Only applicable to the T144 package of the 5M240Z device.

Table 3–28 lists the external I/O timing parameters for the 5M570Z device.

Gumbal	Parameter	Condition	C4		C5, I5		- Unit
Symbol	Farameter	Condition	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin-to-pin delay through one LUT	10 pF	_	9.5	—	17.7	ns
t <sub>PD2</sub>	Best case pin-to-pin delay through one LUT	10 pF	_	5.7	—	8.5	ns
t <sub>SU</sub>	Global clock setup time	—	2.2	—	4.4	—	ns
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	ns
t <sub>CO</sub>	Global clock to output delay	10 pF	2.0	6.7	2.0	8.7	ns
t <sub>CH</sub>	Global clock high time	—	253	—	339	—	ps
t <sub>CL</sub>	Global clock low time	—	253	—	339	—	ps
t <sub>cnt</sub>	Minimum global clock period for 16-bit counter	_	5.4	_	8.4	_	ns
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter	_		184.1	_	118.3	MHz

Table 3–28. Global Clock External I/O Timing Parameters for the 5M570Z Device (Note 1)

Note to Table 3-28:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

Table 3–29 lists the external I/O timing parameters for the 5M1270Z device.

Table 3–29. Global Clock External I/O Timing Parameters for the 5M1270Z Device (Note	1), (2)
--	---------

Symbol	Barrantar	Condition	C4		C5, I5			
	Parameter	Condition	Min	Max	Min	Max	Unit	
t <sub>PD1</sub>	Worst case pin-to-pin delay through one LUT	10 pF		8.1	—	10.0	ns	
t <sub>PD2</sub>	Best case pin-to-pin delay through one LUT	10 pF		4.8	—	5.9	ns	
t <sub>SU</sub>	Global clock setup time	—	1.5	—	1.9	—	ns	
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	ns	
t <sub>co</sub>	Global clock to output delay	10 pF	2.0	5.9	2.0	7.3	ns	
t <sub>CH</sub>	Global clock high time	—	216	—	266	—	ps	
t <sub>CL</sub>	Global clock low time	—	216	—	266	—	ps	
t <sub>cnt</sub>	Minimum global clock period for 16-bit counter	_	4.0	_	5.0	_	ns	
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter	_		247.5		201.1	MHz	

Notes to Table 3-29:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

(2) Not applicable to the F324 package of the 5M1270Z device.

Table 3–30 lists the external I/O timing parameters for the F324 package of the 5M1270Z device.

Table 3–30. Global Clock External I/O Timing Parameters for the 5M1270Z Device (Note 1), (2)

Cumbal	Devenueter	Oondition	C4		C5, I5		11
Symbol	Parameter	Condition	Min	Max	Min	Max	Unit
t <sub>PD1</sub>	Worst case pin-to-pin delay through one LUT	10 pF	—	9.1	—	11.2	ns
t <sub>PD2</sub>	Best case pin-to-pin delay through one LUT 10 pF		—	4.8	—	5.9	ns
t <sub>SU</sub>	Global clock setup time	—	1.5	—	1.9	—	ns
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	ns
t <sub>co</sub>	Global clock to output delay	10 pF	2.0	6.0	2.0	7.4	ns
t <sub>CH</sub>	Global clock high time	—	216	—	266	—	ps
t <sub>CL</sub>	Global clock low time	—	216	—	266	—	ps
t <sub>cnt</sub>	Minimum global clock period for 16-bit counter	—	4.0	_	5.0	_	ns
f <sub>cnt</sub>	Maximum global clock frequency for 16-bit counter	_	_	247.5		201.1	MHz

Notes to Table 3-30:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

(2) Only applicable to the F324 package of the 5M1270Z device.

Table 3–31 lists the external I/O timing parameters for the 5M2210Z device.

	_	. ,						
Gumbal	Deservator	Oendition	C4		C5, I5			
Symbol	Parameter	Condition	Min	Max	Min	Max	Unit	
t <sub>PD1</sub>	Worst case pin-to-pin delay through one LUT	10 pF	_	9.1		11.2	ns	
t <sub>PD2</sub>	Best case pin-to-pin delay through one LUT	10 pF		4.8		5.9	ns	
t <sub>SU</sub>	Global clock setup time		1.5	—	1.9	—	ns	
t <sub>H</sub>	Global clock hold time	—	0	—	0	—	ns	
t <sub>CO</sub>	Global clock to output delay	10 pF	2.0	6.0	2.0	7.4	ns	
t <sub>CH</sub>	Global clock high time		216	—	266	—	ps	
t <sub>CL</sub>	Global clock low time		216	—	266	—	ps	
t <sub>cnt</sub>	Minimum global clock period for 16-bit counter	—	4.0	_	5.0	_	ns	
f <sub>CNT</sub>	Maximum global clock frequency for 16-bit counter	—	_	247.5	_	201.1	MHz	

Note to Table 3-31:

(1) The maximum frequency is limited by the I/O standard on the clock input pin. The 16-bit counter critical delay performs faster than this global clock input pin maximum frequency.

## **Maximum Input and Output Clock Rates**

Table 3–37 and Table 3–38 list the maximum input and output clock rates for standard I/O pins in MAX V devices.

	I/O Standard	5M40Z/ 5M80Z/ 5M160Z/ 5M240Z/ 5M570Z/5M1270Z/ 5M2210Z	Unit
		C4, C5, I5	
	Without Schmitt Trigger	304	MHz
3.3-V LVTTL	With Schmitt Trigger	304	MHz
3.3-V LVCMOS	Without Schmitt Trigger	304	MHz
	With Schmitt Trigger	304	MHz
	Without Schmitt Trigger	304	MHz
2.5-V LVTTL	With Schmitt Trigger	304	MHz
2.5-V LVCMOS	Without Schmitt Trigger	304	MHz
2.5-V LV0100	With Schmitt Trigger	304	MHz
1.8-V LVTTL	Without Schmitt Trigger	200	MHz
1.8-V LVCMOS	Without Schmitt Trigger	200	MHz
1.5-V LVCMOS	Without Schmitt Trigger	150	MHz
1.2-V LVCMOS	Without Schmitt Trigger	120	MHz
3.3-V PCI	Without Schmitt Trigger	304	MHz

Table 3–37. Maximum Input Clock Rate for I/Os for MAX V Devices

Table 3-38.	Maximum	Output	Clock	Rate f	ior I/Os	for MAX	V Devices
-------------	---------	--------	-------	--------	----------	---------	-----------

I/O Standard	5M40Z/ 5M80Z/ 5M160Z/ 5M240Z/ 5M570Z/5M1270Z/ 5M2210Z	Unit
	C4, C5, I5	
3.3-V LVTTL	304	MHz
3.3-V LVCMOS	304	MHz
2.5-V LVTTL	304	MHz
2.5-V LVCMOS	304	MHz
1.8-V LVTTL	200	MHz
1.8-V LVCMOS	200	MHz
1.5-V LVCMOS	150	MHz
1.2-V LVCMOS	120	MHz
3.3-V PCI	304	MHz
LVDS	304	MHz
RSDS	200	MHz

Table 3–40 lists the emulated RSDS output timing specifications for MAX V devices.

Table 3-40	. Emulated RSDS	<b>Output Timing Sp</b>	pecifications f	ior MAX V Devices
------------	-----------------	-------------------------	-----------------	-------------------

Parameter	Mode	5M40Z/ 5M8 5M240Z/ 5M5 5M2	Unit	
		C4, C		
		Min	Max	
	×10	_	200	Mbps
	×9	_	200	Mbps
	×8	_	200	Mbps
	×7	_	200	Mbps
Data rata (1)	×6	_	200	Mbps
Data rate (1)	×5	_	200	Mbps
	×4	_	200	Mbps
	×3	_	200	Mbps
	×2	_	200	Mbps
	×1	_	200	Mbps
t <sub>DUTY</sub>	—	45	55	%
Total jitter <i>(2)</i>	—	_	0.2	UI
t <sub>RISE</sub>	—	_	450	ps
t <sub>FALL</sub>	—	_	450	ps

### Notes to Table 3-40:

(1) For the input clock pin to achieve 200 Mbps, use I/O standard with  $V_{CCIO}$  of 1.8 V and above.

(2) This specification is based on external clean clock source.

## **JTAG Timing Specifications**

Figure 3–6 shows the timing waveform for the JTAG signals for the MAX V device family.

Figure 3–6. JTAG Timing Waveform for MAX V Devices




Table 3–41 lists the JTAG timing parameters and values for the MAX V device family.

Table 3-41. JTAG Timing Parameters for MAX V Devices (Part 1 of 2)

Symbol	Parameter	Parameter Min		Unit	
t <sub>JCP</sub> <i>(1)</i>	TCK clock period for $V_{CCI01} = 3.3 \text{ V}$	55.5	—	ns	
	TCK clock period for $V_{CCI01} = 2.5 V$	62.5	—	ns	
	TCK clock period for $V_{CCI01} = 1.8 V$	100	_	ns	
	TCK clock period for $V_{CCI01} = 1.5 V$	143	—	ns	
t <sub>JCH</sub>	тск clock high time	20	_	ns	
t <sub>JCL</sub>	TCK clock low time	20	—	ns	
t <sub>JPSU</sub>	JTAG port setup time <i>(2)</i>	8	—	ns	
t <sub>JPH</sub>	JTAG port hold time	10	_	ns	
t <sub>JPCO</sub>	JTAG port clock to output (2)	—	15	ns	
t <sub>JPZX</sub>	JTAG port high impedance to valid output (2)	—	15	ns	
t <sub>JPXZ</sub>	JTAG port valid output to high impedance (2)	—	15	ns	
t <sub>JSSU</sub>	Capture register setup time	8	—	ns	
t <sub>JSH</sub>	Capture register hold time	10	_	ns	
t <sub>JSCO</sub>	Update register clock to output	—	25	ns	
t <sub>JSZX</sub>	Update register high impedance to valid output	—	25	ns	

### Table 3-41. JTAG Timing Parameters for MAX V Devices (Part 2 of 2)

Symbol	Parameter	Min	Max	Unit
t <sub>JSXZ</sub>	Update register valid output to high impedance	—	25	ns

Notes to Table 3-41:

(1) Minimum clock period specified for 10 pF load on the TDO pin. Larger loads on TDO degrades the maximum TCK frequency.

(2) This specification is shown for 3.3-V LVTTL/LVCMOS and 2.5-V LVTTL/LVCMOS operation of the JTAG pins. For 1.8-V LVTTL/LVCMOS and 1.5-V LVCMOS operation, the t<sub>JPSU</sub> minimum is 6 ns and t<sub>JPCO</sub>, t<sub>JPZX</sub>, and t<sub>JPXZ</sub> are maximum values at 35 ns.

# **Document Revision History**

Table 3–42 lists the revision history for this chapter.

Table 3-42. Document Revision History

Date	Version	Changes
May 2011	1.2	Updated Table 3–2, Table 3–15, Table 3–16, and Table 3–33.
January 2011	1.1	Updated Table 3–37, Table 3–38, Table 3–39, and Table 3–40.
December 2010	1.0	Initial release.