

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

E·XFI

| Product Status             | Active   |
|----------------------------|--|
| Core Processor             | S08  |
| Core Size                  | 8-Bit  |
| Speed                      | 50MHz  |
| Connectivity               | I <sup>2</sup> C, LINbus, SCI, SPI                         |
| Peripherals                | LVD, PWM, WDT  |
| Number of I/O              | 38   |
| Program Memory Size        | 64KB (64K x 8)   |
| Program Memory Type        | FLASH  |
| EEPROM Size                | -  |
| RAM Size                   | 4K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.8V ~ 3.6V  |
| Data Converters            | A/D 10x12b   |
| Oscillator Type            | Internal   |
| Operating Temperature      | -40°C ~ 85°C (TA)  |
| Mounting Type              | Surface Mount  |
| Package / Case             | 48-VFQFN Exposed Pad                                       |
| Supplier Device Package    | 48-QFN-EP (7x7)  |
| Purchase URL               | https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08qe64cft |
|                            |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



\_\_\_\_\_

| Part Number   | Package Description | Original (gold wire)<br>package document number | Current (copper wire)<br>package document number |
|---------------|---------------------|---|--|
| MC68HC908JW32 | 48 QFN              | 98ARH99048A                                     | 98ASA00466D                                      |
| MC9S08AC16    |                     |   |  |
| MC9S908AC60   |                     |   |  |
| MC9S08AC128   |                     |   |  |
| MC9S08AW60    |                     |   |  |
| MC9S08GB60A   |                     |   |  |
| MC9S08GT16A   |                     |   |  |
| MC9S08JM16    |                     |   |  |
| MC9S08JM60    |                     |   |  |
| MC9S08LL16    |                     |   |  |
| MC9S08QE128   |                     |   |  |
| MC9S08QE32    |                     |   |  |
| MC9S08RG60    |                     |   |  |
| MCF51CN128    |                     |   |  |
| MC9RS08LA8    | 48 QFN              | 98ARL10606D                                     | 98ASA00466D                                      |
| MC9S08GT16A   | 32 QFN              | 98ARH99035A                                     | 98ASA00473D                                      |
| MC9S908QE32   | 32 QFN              | 98ARE10566D                                     | 98ASA00473D                                      |
| MC9S908QE8    | 32 QFN              | 98ASA00071D                                     | 98ASA00736D                                      |
| MC9S08JS16    | 24 QFN              | 98ARL10608D                                     | 98ASA00734D                                      |
| MC9S08QB8     |                     |   |  |
| MC9S08QG8     | 24 QFN              | 98ARL10605D                                     | 98ASA00474D                                      |
| MC9S08SH8     | 24 QFN              | 98ARE10714D                                     | 98ASA00474D                                      |
| MC9RS08KB12   | 24 QFN              | 98ASA00087D                                     | 98ASA00602D                                      |
| MC9S08QG8     | 16 QFN              | 98ARE10614D                                     | 98ASA00671D                                      |
| MC9RS08KB12   | 8 DFN               | 98ARL10557D                                     | 98ASA00672D                                      |
| MC9S08QG8     |                     |   |  |
| MC9RS08KA2    | 6 DFN               | 98ARL10602D                                     | 98ASA00735D                                      |

## Freescale Semiconductor

Data Sheet: Technical Data

An Energy Efficient Solution by Freescale

## MC9S08QE128 Series

Covers: MC9S08QE128, MC9S08QE96, MC9S08QE64

- 8-Bit HCS08 Central Processor Unit (CPU)
  - Up to 50.33-MHz HCS08 CPU above 2.4V, 40-MHz CPU above 2.1V, and 20-MHz CPU above 1.8V, across temperature range
  - HC08 instruction set with added BGND instruction
  - Support for up to 32 interrupt/reset sources
- On-Chip Memory
  - Flash read/program/erase over full operating voltage and temperature
  - Random-access memory (RAM)
  - Security circuitry to prevent unauthorized access to RAM and flash contents
- Power-Saving Modes
  - Two low power stop modes; reduced power wait mode
  - Peripheral clock enable register can disable clocks to unused modules, reducing currents; allows clocks to remain enabled to specific peripherals in stop3 mode
  - Very low power external oscillator can be used in stop3 mode to provide accurate clock to active peripherals
  - Very low power real time counter for use in run, wait, and stop modes with internal and external clock sources
  - $6 \,\mu s$  typical wake up time from stop modes
- Clock Source Options
  - Oscillator (XOSC) Loop-control Pierce oscillator; Crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
  - Internal Clock Source (ICS) FLL controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation; supports CPU freq. from 2 to 50.33 MHz
- System Protection
  - Watchdog computer operating properly (COP) reset with option to run from dedicated 1-kHz internal clock source or bus clock
  - Low-voltage detection with reset or interrupt; selectable trip points
  - Illegal opcode detection with reset
  - Flash block protection
- Development Support
  - Single-wire background debug interface
  - Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints)
  - On-chip in-circuit emulator (ICE) debug module containing two comparators and nine trigger modes.

# MC9S08QE128

Document Number: MC9S08QE128

80-LQFP Case 917A 14 mm<sup>2</sup>

48-QFN Case 1314 7 mm<sup>2</sup> 64-LQFP Case 840F 10 mm<sup>2</sup> 44-LQFP Case 824D 10 mm<sup>2</sup>

Rev. 7, 10/2008



Eight deep FIFO for storing change-of-flow addresses and event-only data. Debug module supports both tag and force breakpoints.


- ADC 24-channel, 12-bit resolution; 2.5 μs conversion time; automatic compare function; 1.7 mV/°C temperature sensor; internal bandgap reference channel; operation in stop3; fully functional from 3.6V to 1.8V
- ACMPx Two analog comparators with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal bandgap reference voltage; outputs can be optionally routed to TPM module; operation in stop3
- SCIx Two SCIs with full duplex non-return to zero (NRZ); LIN master extended break generation; LIN slave extended break detection; wake up on active edge
- SPIx— Two serial peripheral interfaces with Full-duplex or single-wire bidirectional; Double-buffered transmit and receive; MSB-first or LSB-first shifting
- IICx Two IICs with; Up to 100 kbps with maximum bus loading; Multi-master operation; Programmable slave address; Interrupt driven byte-by-byte data transfer; supports broadcast mode and 10 bit addressing
- TPMx One 6-channel and two 3-channel; Selectable input capture, output compare, or buffered edge- or center-aligned PWMs on each channel
- RTC 8-bit modulus counter with binary or decimal based prescaler; External clock source for precise time base, time-of-day, calendar or task scheduling functions; Free running on-chip low power oscillator (1 kHz) for cyclic wake-up without external components
- Input/Output
  - 70 GPIOs and 1 input-only and 1 output-only pin
  - 16 KBI interrupts with selectable polarity
  - Hysteresis and configurable pull-up device on all input pins; Configurable slew rate and drive strength on all output pins.
  - SET/CLR registers on 16 pins (PTC and PTE)


Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



© Freescale Semiconductor, Inc., 2008. All rights reserved.









MC9S08QE128 Series Comparison

# 1 MC9S08QE128 Series Comparison

The following table compares the various device derivatives available within the MC9S08QE128 series.


### Table 1. MC9S08QE128 Series Features by MCU and Package

| Feature               | M    | MC9S08QE128 |    |    |      | MC9S08QE96 |    |      |       | MC9S08QE64 |    |    |  |
|-----------------------|------|-------------|----|----|------|------------|----|------|-------|------------|----|----|--|
| Flash size (bytes)    |      | 131072      |    |    |      | 98304      |    |      | 65536 |            |    |    |  |
| RAM size (bytes)      | 8064 |             |    |    | 6016 |            |    | 4096 |       |            |    |    |  |
| Pin quantity          | 80   | 64          | 48 | 44 | 80   | 64         | 48 | 44   | 64    | 48         | 44 | 32 |  |
| ACMP1                 |      |             |    | •  | •    | ye         | es | •    |       |            | •  |    |  |
| ACMP2                 |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| ADC channels          | 24   | 22          | 10 | 10 | 24   | 22         | 10 | 10   | 22    | 10         | 10 | 10 |  |
| DBG                   |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| ICS                   |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| IIC1                  |      | yes         |    |    |      |            |    |      |       |            |    |    |  |
| IIC2                  | yes  | yes         | no | no | yes  | yes        | no | no   | yes   | no         | no | no |  |
| IRQ                   |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| КВІ                   | 16   | 16          | 16 | 16 | 16   | 16         | 16 | 16   | 16    | 16         | 16 | 12 |  |
| Port I/O <sup>1</sup> | 70   | 54          | 38 | 34 | 70   | 54         | 38 | 34   | 54    | 38         | 34 | 26 |  |
| RTC                   |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| SCI1                  |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| SCI2                  |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| SPI1                  |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| SPI2                  |      |             |    |    |      | ye         | es |      |       |            |    |    |  |
| TPM1 channels         |      |             |    |    |      | 3          | 3  |      |       |            |    |    |  |
| TPM2 channels         |      |             |    |    | 3    |            |    |      |       |            |    |    |  |
| TPM3 channels         |      |             |    |    | 6    |            |    |      |       |            |    |    |  |
| XOSC                  |      |             |    |    |      | ye         | es |      |       |            |    |    |  |

<sup>1</sup> Port I/O count does not include the input only PTA5/IRQ/TPM1CLK/RESET or the output only PTA4/ACMP1O/BKGD/MS.



#### **Pin Assignments**



Pins in **bold** are added from the next smaller package.

Figure 3. Pin Assignments in 64-Pin LQFP Package



#### **Pin Assignments**




Figure 5. Pin Assignments in 44-Pin LQFP Package



|    | Pir | n Num | ber |    | Lowest   | ←       | Priority | $\longrightarrow$ | Highest         |
|----|-----|-------|-----|----|----------|---------|----------|-------------------|-----------------|
| 80 | 64  | 48    | 44  | 32 | Port Pin | Alt 1   | Alt 2    | Alt 3             | Alt 4           |
| 41 | 33  | 25    | 23  | 17 | PTB1     | KBI1P5  | TxD1     |                   | ADP5            |
| 42 | 34  | 26    | 24  | 18 | PTB0     | KBI1P4  | RxD1     |                   | ADP4            |
| 43 | —   | —     | _   | _  | PTJ3     |         |          |                   |                 |
| 44 | —   | —     | -   |    | PTJ2     |         |          |                   |                 |
| 45 | 35  | —     | -   |    | PTF3     |         |          |                   | ADP13           |
| 46 | 36  |       | _   |    | PTF2     |         |          |                   | ADP12           |
| 47 | 37  | 27    | 25  | 19 | PTA7     | TPM2CH2 |          |                   | ADP9            |
| 48 | 38  | 28    | 26  | 20 | PTA6     | TPM1CH2 |          |                   | ADP8            |
| 49 | 39  | 29    | _   | _  | PTE4     |         |          |                   |                 |
| 50 | 40  | 30    | 27  | _  |          |         |          |                   | V <sub>DD</sub> |
| 51 | 41  | 31    | 28  |    |          |         |          |                   | V <sub>SS</sub> |
| 52 | 42  | _     | _   | _  | PTF1     |         |          |                   | ADP11           |
| 53 | 43  | —     | _   | _  | PTF0     |         |          |                   | ADP10           |
| 54 | —   | —     | _   | _  | PTJ1     |         |          |                   |                 |
| 55 | —   | —     | _   | _  | PTJ0     |         |          |                   |                 |
| 56 | 44  | 32    | 29  | _  | PTD4     | KBI2P4  |          |                   |                 |
| 57 | 45  | 33    | 30  | 21 | PTD3     | KBI2P3  | SS2      |                   |                 |
| 58 | 46  | 34    | 31  | 22 | PTD2     | KBI2P2  | MISO2    |                   |                 |
| 59 | 47  | 35    | 32  | 23 | PTA3     | KBI1P3  | SCL1     |                   | ADP3            |
| 60 | 48  | 36    | 33  | 24 | PTA2     | KBI1P2  | SDA1     |                   | ADP2            |
| 61 | 49  | 37    | 34  | 25 | PTA1     | KBI1P1  | TPM2CH0  | ADP1              | ACMP1-          |
| 62 | 50  | 38    | 35  | 26 | PTA0     | KBI1P0  | TPM1CH0  | ADP0              | ACMP1+          |
| 63 | 51  | 39    | 36  | 27 | PTC7     | TxD2    |          |                   | ACMP2-          |
| 64 | 52  | 40    | 37  | 28 | PTC6     | RxD2    |          |                   | ACMP2+          |
| 65 | —   | —     |     |    | PTG7     |         |          |                   | ADP23           |
| 66 | —   | —     |     | l  | PTG6     |         |          |                   | ADP22           |
| 67 | —   | —     |     |    | PTG5     |         |          |                   | ADP21           |
| 68 | —   | —     | _   |    | PTG4     |         |          |                   | ADP20           |
| 69 | 53  | 41    | —   |    | PTE3     | SS1     |          |                   |                 |
| 70 | 54  | 42    | 38  | _  | PTE2     | MISO1   |          |                   |                 |
| 71 | 55  | —     | _   | _  | PTG3     |         |          |                   | ADP19           |
| 72 | 56  | —     | _   | _  | PTG2     |         |          |                   | ADP18           |
| 73 | 57  | —     | —   | —  | PTG1     |         |          |                   |                 |
| 74 | 58  | —     | _   | _  | PTG0     |         |          |                   |                 |
| 75 | 59  | 43    | 39  | _  | PTE1     | MOSI1   |          |                   |                 |
| 76 | 60  | 44    | 40  | _  | PTE0     | TPM2CLK | SPSCK1   |                   |                 |
| 77 | 61  | 45    | 41  | 29 | PTC5     | TPM3CH5 |          |                   | ACMP2O          |
| 78 | 62  | 46    | 42  | 30 | PTC4     | TPM3CH4 | RSTO     |                   |                 |
| 79 | 63  | 47    | 43  | 31 | PTA5     | IRQ     | TPM1CLK  | RESET             |                 |
| 80 | 64  | 48    | 44  | 32 | PTA4     | ACMP10  | BKGD     | MS                |                 |

## Table 2. MC9S08QE128 Series Pin Assignment by Package and Pin Count (continued)



For most applications,  $P_{I/O} \ll P_{int}$  and can be neglected. An approximate relationship between  $P_D$  and  $T_J$  (if  $P_{I/O}$  is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving Equation 1 and Equation 2 iteratively for any value of  $T_A$ .

## 3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

| Model         | Description                 | Symbol | Value | Unit |
|---------------|-----------------------------|--------|-------|------|
|               | Series resistance           | R1     | 1500  | Ω    |
| Human<br>Body | Storage capacitance         | С      | 100   | pF   |
| ,             | Number of pulses per pin    | —      | 3     |      |
|               | Series resistance           | R1     | 0     | Ω    |
| Machine       | Storage capacitance         | С      | 200   | pF   |
|               | Number of pulses per pin    | —      | 3     |      |
| Latch-up      | Minimum input voltage limit |        | - 2.5 | V    |
| Laten-up      | Maximum input voltage limit |        | 7.5   | V    |

Table 6. ESD and Latch-up Test Conditions

| No. | Rating <sup>1</sup>                       | Symbol           | Min      | Max | Unit |
|-----|---|------------------|----------|-----|------|
| 1   | Human body model (HBM)                    | V <sub>HBM</sub> | ± 2000   | _   | V    |
| 2   | Machine model (MM)                        | V <sub>MM</sub>  | $\pm200$ | _   | V    |
| 3   | Charge device model (CDM)                 | V <sub>CDM</sub> | ± 500    | _   | V    |
| 4   | Latch-up current at T <sub>A</sub> = 85°C | I <sub>LAT</sub> | ± 100    | _   | mA   |

<sup>1</sup> Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.



| Num | С | Characteristic   | Symbol            | Condition   | Min          | Typ <sup>1</sup> | Max          | Unit |
|-----|---|--|-------------------|---|--------------|------------------|--------------|------|
| 18  | Ρ | Low-voltage detection threshold — low range <sup>7</sup>     | V <sub>LVDL</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 1.80<br>1.86 | 1.82<br>1.90     | 1.91<br>1.99 | V    |
| 19  | Ρ | Low-voltage warning threshold — high range <sup>7</sup>      | V <sub>LVWH</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 2.36<br>2.36 | 2.46<br>2.46     | 2.56<br>2.56 | V    |
| 20  | Ρ | Low-voltage warning threshold — low range <sup>7</sup>       | V <sub>LVWL</sub> | V <sub>DD</sub> falling<br>V <sub>DD</sub> rising | 2.11<br>2.16 | 2.16<br>2.21     | 2.22<br>2.27 | V    |
| 21  | С | Low-voltage inhibit reset/recover<br>hysteresis <sup>7</sup> | V <sub>hys</sub>  |   | _            | 50               | _            | mV   |
| 22  | Ρ | Bandgap Voltage Reference <sup>9</sup>                       | V <sub>BG</sub>   |   | 1.15         | 1.17             | 1.18         | V    |

### Table 8. DC Characteristics (continued)

<sup>1</sup> Typical values are measured at 25°C. Characterized, not tested

<sup>2</sup> As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V<sub>LVDL</sub>.

 $^3$  All functional non-supply pins are internally clamped to V<sub>SS</sub> and V<sub>DD</sub>.

<sup>4</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

- <sup>5</sup> Power supply must maintain regulation within operating V<sub>DD</sub> range during instantaneous and operating maximum current conditions. If positive injection current (V<sub>In</sub> > V<sub>DD</sub>) is greater than I<sub>DD</sub>, the injection current may flow out of V<sub>DD</sub> and could result in external power supply going out of regulation. Ensure external V<sub>DD</sub> load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- <sup>6</sup> Maximum is highest voltage that POR is guaranteed.
- <sup>7</sup> Low voltage detection and warning limits measured at 1 MHz bus frequency.
- <sup>8</sup> Run at 1 MHz bus frequency
- <sup>9</sup> Factory trimmed at  $V_{DD}$  = 3.0 V, Temp = 25°C




Figure 7. Pull-up and Pull-down Typical Resistor Values



| Num | с | Parameter                 | Symbol            | Bus<br>Freq | V <sub>DD</sub><br>(V) | Typ <sup>1</sup> | Мах  | Unit             | Temp<br>(°C) |
|-----|---|---------------------------|-------------------|-------------|------------------------|------------------|------|------------------|--------------|
|     | Р | Stop2 mode supply current |                   |             |                        | 0.35             | 0.6  |                  | -40 to 25    |
|     | С |                           | S2I <sub>DD</sub> | n/a .       | 3                      | 0.98             | 2.0  |                  | 70           |
| 6   | Ρ |                           |                   |             |                        | 2.5              | 7.5  | μA               | 85           |
| 0   | С |                           |                   |             | 2                      | 0.25             | 0.5  | - μ <del>Λ</del> | -40 to 25    |
|     | С |                           |                   |             |                        | 1.4              | 1.9  |                  | 70           |
|     | С |                           |                   |             |                        | 1.91             | 6.5  |                  | 85           |
|     | Р | Stop3 mode supply current |                   |             |                        | 0.45             | 1.0  |                  | -40 to 25    |
|     | С | No clocks active          |                   |             | 3                      | 1.99             | 4.2  |                  | 70           |
| 7   | Р |                           | S3I <sub>DD</sub> | n/a         |                        | 5.0              | 15.0 | μA               | 85           |
|     | С |                           | DD                | n/a         |                        | 0.35             | 0.7  | μι               | -40 to 25    |
|     | С |                           |                   |             | 2                      | 2.9              | 3.9  |                  | 70           |
|     | С |                           |                   |             |                        | 3.77             | 13.2 |                  | 85           |

## Table 9. Supply Current Characteristics (continued)


<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

### Table 10. Stop Mode Adders

| Num   | с | Parameter             | Condition  |      | Tempera | ture (°C) |      | Units |
|-------|---|-----------------------|--|------|---------|-----------|------|-------|
| Nulli |   | Farameter             | Condition  | -40  | 25      | 70        | 85   | Units |
| 1     | Т | LPO                   |  | 50   | 75      | 100       | 150  | nA    |
| 2     | Т | ERREFSTEN             | RANGE = HGO = 0  | 1000 | 1000    | 1100      | 1500 | nA    |
| 3     | Т | IREFSTEN <sup>1</sup> |  | 63   | 70      | 77        | 81   | uA    |
| 4     | Т | RTC                   | does not include clock source current                  | 50   | 75      | 100       | 150  | nA    |
| 5     | Т | LVD <sup>1</sup>      | LVDSE = 1  | 90   | 100     | 110       | 115  | uA    |
| 6     | Т | ACMP <sup>1</sup>     | not using the bandgap (BGBE = 0)                       | 18   | 20      | 22        | 23   | uA    |
| 7     | Т | ADC <sup>1</sup>      | ADLPC = ADLSMP = 1 not using the<br>bandgap (BGBE = 0) | 95   | 106     | 114       | 120  | uA    |

<sup>1</sup> Not available in stop2 mode.










Figure 14. Typical Crystal or Resonator Circuit: Low Range/Low Gain

## 3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

| Num | С | Charac  | teristic                          | Symbol                   | Min   | Typ <sup>1</sup> | Мах               | Unit              |
|-----|---|---|-----------------------------------|--------------------------|-------|------------------|-------------------|-------------------|
| 1   | Ρ | Average internal reference frequency — factory trimmed<br>at V <sub>DD</sub> = 3.6 V and temperature = 25°C |                                   | f <sub>int_ft</sub>      | _     | 32.768           | _                 | kHz               |
| 2   | Ρ | Internal reference frequency — u  | iser trimmed                      | f <sub>int_ut</sub>      | 31.25 | —                | 39.06             | kHz               |
| 3   | Т | Internal reference start-up time  | t <sub>IRST</sub>                 | _                        | 60    | 100              | μS                |                   |
|     | Ρ |   | Low range (DRS=00)                | f <sub>dco_u</sub>       | 16    | —                | 20                |                   |
| 4   | Ρ | DCO output frequency range —<br>trimmed <sup>2</sup>  | Mid range (DRS=01)                |                          | 32    | —                | 40                | MHz               |
|     | Ρ |   | High range (DRS=10)               |                          | 48    | —                | 60                |                   |
|     | Ρ | DCO output frequency <sup>2</sup>   | Low range (DRS=00)                |                          |       | 19.92            |                   |                   |
| 5   | Ρ | Reference = 32768 Hz<br>and   | Mid range (DRS=01)                | f <sub>dco_DMX32</sub>   | _     | 39.85            | _                 | MHz               |
|     | Ρ | DMX32 = 1   | High range (DRS=10)               |                          | _     | 59.77            | _                 |                   |
| 6   | С | Resolution of trimmed DCO outp temperature (using FTRIM)  | $\Delta f_{dco\_res\_t}$          | _                        | ± 0.1 | ± 0.2            | %f <sub>dco</sub> |                   |
| 7   | С | Resolution of trimmed DCO outp temperature (not using FTRIM)  | ut frequency at fixed voltage and | $\Delta f_{dco\_res\_t}$ | _     | ± 0.2            | ± 0.4             | %f <sub>dco</sub> |



| Num | С | Characteristic   | Symbol               | Min | Typ <sup>1</sup> | Max | Unit              |
|-----|---|--|----------------------|-----|------------------|-----|-------------------|
| 8   | С | Total deviation of trimmed DCO output frequency over voltage and temperature                             | $\Delta f_{dco_t}$   | _   | + 0.5<br>-1.0    | ±2  | %f <sub>dco</sub> |
| 9   | С | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C | $\Delta f_{dco_t}$   | _   | ± 0.5            | ± 1 | %f <sub>dco</sub> |
| 10  | С | FLL acquisition time <sup>3</sup>  | t <sub>Acquire</sub> | _   | —                | 1   | ms                |
| 11  | С | Long term jitter of DCO output clock (averaged over 2-ms interval) <sup>4</sup>                          | C <sub>Jitter</sub>  | _   | 0.02             | 0.2 | %f <sub>dco</sub> |

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

<sup>1</sup> Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

<sup>2</sup> The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

<sup>3</sup> This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

<sup>4</sup> Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f<sub>Bus</sub>. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V<sub>DD</sub> and V<sub>SS</sub> and variation in crystal oscillator frequency increase the C<sub>Jitter</sub> percentage for a given interval.




Figure 15. Deviation of DCO Output Across Temperature at  $V_{DD}$  = 3.0 V




Figure 25. ADC Input Impedance Equivalency Diagram

|   |                         |   |                    |      |                  |     | 1    |                           |
|---|-------------------------|---|--------------------|------|------------------|-----|------|---------------------------|
| Characteristic                                  | Conditions              | С | Symb               | Min  | Typ <sup>1</sup> | Мах | Unit | Comment                   |
| Supply Current<br>ADLPC=1<br>ADLSMP=1<br>ADCO=1 |                         | Т | I <sub>DDAD</sub>  | _    | 120              | _   | μΑ   |                           |
| Supply Current<br>ADLPC=1<br>ADLSMP=0<br>ADCO=1 |                         | Т | I <sub>DDAD</sub>  | —    | 202              | —   | μA   |                           |
| Supply Current<br>ADLPC=0<br>ADLSMP=1<br>ADCO=1 |                         | Т | I <sub>DDAD</sub>  | —    | 288              | _   | μΑ   |                           |
| Supply Current<br>ADLPC=0<br>ADLSMP=0<br>ADCO=1 |                         | D | I <sub>DDAD</sub>  |      | 0.532            | 1   | mA   |                           |
| Supply Current                                  | Stop, Reset, Module Off | Р | I <sub>DDAD</sub>  | —    | 0.007            | 0.8 | μΑ   |                           |
| ADC   | High Speed (ADLPC=0)    | Ρ | f <sub>ADACK</sub> | 2    | 3.3              | 5   |      | $t_{ADACK} = 1/f_{ADACK}$ |
| Asynchronous<br>Clock Source                    | Low Power (ADLPC=1)     | Р |                    | 1.25 | 2                | 3.3 | MHz  |                           |



**Ordering Information** 

# 4 Ordering Information

This section contains ordering information for MC9S08QE128, MC9S08QE96, and MC9S08QE64 devices.

| Freescale Part Number <sup>1</sup> | Memory |     | Temperature range (°C) | Package <sup>2</sup> |  |
|------------------------------------|--------|-----|------------------------|----------------------|--|
| Fleescale Fait Nulliber            | Flash  | RAM |                        | Fackage              |  |
| MC9S08QE128CLK                     |        |     | -40 to +85             | 80 LQFP              |  |
| MC9S08QE128CLH                     | 128K   | 917 | -40 to +85             | 64 LQFP              |  |
| MC9S08QE128CFT                     | IZON   | 8K  | -40 to +85             | 48 QFN               |  |
| MC9S08QE128CLD                     |        |     | -40 to +85             | 44 LQFP              |  |
| MC9S08QE96CLK                      |        |     | -40 to +85             | 80 LQFP              |  |
| MC9S08QE96CLH                      | 96K    | 6К  | -40 to +85             | 64 LQFP              |  |
| MC9S08QE96CFT                      | 901    |     | -40 to +85             | 48 QFN               |  |
| MC9S08QE96CLD                      |        |     | -40 to +85             | 44 QFP               |  |
| MC9S08QE64CLH                      |        |     | -40 to +85             | 64 LQFP              |  |
| MC9S08QE64CFT                      | 64K    | 416 | -40 to +85             | 48 QFN               |  |
| MC9S08QE64CLD                      | 041    | 4K  | -40 to +85             | 44 QFP               |  |
| MC9S08QE64CLC                      |        |     | -40 to +85             | 32 LQFP              |  |


### Table 20. Ordering Information

<sup>1</sup> See the reference manual, *MC9S08QE128RM*, for a complete description of modules included on each device.

<sup>2</sup> See Table 21 for package information.

## 4.1 Device Numbering System

Example of the device numbering system:



## 5 Package Information


The below table details the various packages available.

| Table | 21. | Package | Descriptions |
|-------|-----|---------|--------------|
|-------|-----|---------|--------------|

| Pin Count | Package Type          | Abbreviation | Designator | Case No. | Document No. |
|-----------|-----------------------|--------------|------------|----------|--------------|
| 80        | Low Quad Flat Package | LQFP         | LK         | 917A     | 98ASS23237W  |
| 64        | Low Quad Flat Package | LQFP         | LH         | 840F     | 98ASS23234W  |
| 48        | Quad Flat No-Leads    | QFN          | FT         | 1314     | 98ARH99048A  |
| 44        | Low Quad Flat Package | LQFP         | LD         | 824D     | 98ASS23225W  |
| 32        | Low Quad Flat Package | LQFP         | LC         | 873A     | 98ASH70029A  |



**Package Information** 







NOTES:


- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- /4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- 5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- ATHIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- /7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- $\frac{8}{2}$  THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

| © FREESCALE SEMICONDUCTOR, INC.<br>All rights reserved.            |  | L OUTLINE    | PRINT VERSION NOT TO SCALE |             |
|--|--|--------------|----------------------------|-------------|
| TITLE: 64LD LQFP,<br>10 X 10 X 1.4 PKG,<br>0.5 PITCH, CASE OUTLINE |  | DOCUMENT NO  | ): 98ASS23234₩             | REV: D      |
|  |  | CASE NUMBER  | 2: 840F-02                 | 06 APR 2005 |
|  |  | STANDARD: JE | DEC MS-026 BCD             |             |

#### Figure 29. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3




Package Information



| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICA   | L OUTLINE    | PRINT VERSION NO  | T TO SCALE |
|---|-------------|--------------|-------------------|------------|
| TITLE: THERMALLY ENHANCED                               | QUAD        | DOCUMENT NO  | ): 98ARH99048A    | REV: F     |
| FLAT NON-LEADED PACKA                                   | CASE NUMBER | : 1314–05    | 05 DEC 2005       |            |
| 48 TERMINAL, 0.5 PITCH (7                               | X / X 1)    | STANDARD: JE | DEC-MO-220 VKKD-2 | 2          |

Figure 30. 48-pin QFN Package Drawing (Case 1314, Doc #98ARH99048A), Sheet 1 of 3





| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. | MECHANICA    | L OUTLINE      | PRINT VERSION NE | IT TO SCALE |
|---|--------------|----------------|------------------|-------------|
| TITLE:  |              | DOCUMENT NE    | 1: 98ASS23225W   | RE∨∶D       |
| 44 LD LQFP,<br>10 X 10 PKG, 0.8 PITCH,                  | 1.4 THICK    | CASE NUMBER    | 2: 824D-02       | 26 FEB 2007 |
|   | STANDARD: JE | DEC MS-026-BCB |                  |             |







NOTES:

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. DATUMS L, M AND N TO BE DETERMINED AT DATUM PLANE H.

5. DIMENSIONS TO BE DETERMINED AT SEATING PLANE T.

- 6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE DIMENSION TO EXCEED 0.53. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07.

| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. |             |                | PRINT VERSION NO | IT TO SCALE |
|---|-------------|----------------|------------------|-------------|
| TITLE:  | DOCUMENT NE | ]: 98ASS23225W | RE∨∶D            |             |
| 44 LD LQFP,<br>10 X 10 PKG, 0.8 PITCH, 1.               | 4 THICK     | CASE NUMBER    | R: 824D-02       | 26 FEB 2007 |
|   | -           | STANDARD: JE   | IDEC MS-026 BCB  |             |

Figure 35. 44-pin LQFP Package Drawing (Case 824D, Doc #98ASS23225W), Sheet 3 of 3



#### How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

#### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08QE128 Rev. 7 10/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale <sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

