

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	S08
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	38
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	6K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 10x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-VFQFN Exposed Pad
Supplier Device Package	48-QFN-EP (7x7)
Purchase URL	https://www.e-xfl.com/pro/item?MUrl=&PartUrl=mc9s08qe96cft

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Table of Contents

1	MC98	S08QE128 Series Comparison4						
2	Pin Assignments							
3	Elect	rical Characteristics						
	3.1	Introduction						
	3.2	Parameter Classification						
	3.3	Absolute Maximum Ratings12						
	3.4	Thermal Characteristics						
	3.5	ESD Protection and Latch-Up Immunity14						
	3.6	DC Characteristics						
	3.7	Supply Current Characteristics						
	3.8	External Oscillator (XOSC) Characteristics						
	3.9	Internal Clock Source (ICS) Characteristics						
	3.10	AC Characteristics						

		3.10.1 Control Timing
		3.10.2 TPM Module Timing
		3.10.3 SPI Timing 27
	3.11	Analog Comparator (ACMP) Electricals 30
	3.12	ADC Characteristics
	3.13	Flash Specifications
4	Order	ing Information
	4.1	Device Numbering System 34
5	Packa	age Information
		Mechanical Drawings
6	Produ	ct Documentation 49
7	Revis	ion History



MC9S08QE128 Series Comparison

1 MC9S08QE128 Series Comparison

The following table compares the various device derivatives available within the MC9S08QE128 series.

Table 1. MC9S08QE128 Series Features by MCU and Package

Feature	M	MC9S08QE128			MC9S08QE96			MC9S08QE64				
Flash size (bytes)		131	072		98304			65536				
RAM size (bytes)		8064				60	16		4096			
Pin quantity	80	64	48	44	80	64	48	44	64	48	44	32
ACMP1				•	•	ye	es	•			•	
ACMP2						ye	es					
ADC channels	24	22	10	10	24	22	10	10	22	10	10	10
DBG						ye	es					
ICS						ye	es					
IIC1	yes											
IIC2	yes	yes	no	no	yes	yes	no	no	yes	no	no	no
IRQ						ye	es					
КВІ	16	16	16	16	16	16	16	16	16	16	16	12
Port I/O ¹	70	54	38	34	70	54	38	34	54	38	34	26
RTC						ye	es					
SCI1						ye	es					
SCI2						ye	es					
SPI1						ye	es					
SPI2						ye	es					
TPM1 channels		3										
TPM2 channels	3											
TPM3 channels		6										
XOSC						ye	es					

¹ Port I/O count does not include the input only PTA5/IRQ/TPM1CLK/RESET or the output only PTA4/ACMP1O/BKGD/MS.



Pin Assignments




Figure 5. Pin Assignments in 44-Pin LQFP Package






Figure 6. Pin Assignments 32-Pin LQFP Package

³ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

	Rating	Symbol	Value	Unit	
0	perating temperature range (packaged)	T _A	-40 to 85	°C	
Μ	aximum junction temperature	T _{JM}	95	°C	
T	hermal resistance Single-layer board				
	32-pin LQFP		82		
	44-pin LQFP	θ_{JA}	68	°C/W	
	48-pin QFN		81		
	64-pin LQFP	0	69	°C/W	
	80-pin LQFP	θ_{JA}	60	C/W	
T	hermal resistance Four-layer board				
	32-pin LQFP		54		
	44-pin LQFP	θ_{JA}	46	°C/W	
	48-pin QFN]	26		
	64-pin LQFP	Α	50	°C/W	
	80-pin LQFP	θ_{JA}	47	0/11	

The average chip-junction temperature (T_I) in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $\begin{array}{l} T_A = \text{Ambient temperature, } ^{\circ}\text{C} \\ \theta_{JA} = \text{Package thermal resistance, junction-to-ambient, } ^{\circ}\text{C/W} \\ P_D = P_{int} + P_{I/O} \\ P_{int} = I_{DD} \times V_{DD}, \text{Watts } \text{ -- chip internal power} \\ P_{I/O} = \text{Power dissipation on input and output pins } \text{ -- user determined} \end{array}$



For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
,	Number of pulses per pin	—	3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		- 2.5	V
Laten-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	± 2000	_	V
2	Machine model (MM)	V _{MM}	±200	_	V
3	Charge device model (CDM)	V _{CDM}	± 500	_	V
4	Latch-up current at T _A = 85°C	I _{LAT}	± 100	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.




3.6 DC Characteristics


This section includes information about power supply requirements and I/O pin characteristics.

Num	С	Cha	aracteristic	Symbol	Condition	Min	Typ ¹	Мах	Unit
1		Operating Voltage	9			1.8 ²		3.6	V
	С	Output high voltage	All I/O pins, low-drive strength		1.8 V, I _{Load} = -2 mA	V _{DD} – 0.5	_	_	
2	Ρ		All I/O pins,	V _{OH}	2.7 V, I _{Load} = -10 mA	V _{DD} – 0.5	_	—	V
	Т		high-drive strength		2.3 V, I _{Load} = –6 mA	V _{DD} – 0.5	_	—	
	С				1.8V, I _{Load} = –3 mA	V _{DD} – 0.5	—	—	
3	D	Output high current	Max total I _{OH} for all ports	I _{OHT}		—	—	100	mA
	С	Output low voltage	All I/O pins, low-drive strength		1.8 V, I _{Load} = 2 mA	—	_	0.5	
4	Ρ		All I/O pins,	V _{OL}	2.7 V, I _{Load} = 10 mA	—	_	0.5	V
	Т		high-drive strength		2.3 V, I _{Load} = 6 mA	—	—	0.5	
	С				1.8 V, I _{Load} = 3 mA	—	_	0.5	
5	D	Output low current	Max total I _{OL} for all ports	I _{OLT}		—	—	100	mA
6		Input high	all digital inputs	V _{IH}	V_{DD} > 2.7 V	$0.70 ext{ x V}_{ ext{DD}}$	—	—	
0	С	voltage		٩H	V _{DD} > 1.8 V	$0.85 \times V_{DD}$	—	—	V
7	Ρ	Input low voltage	all digital inputs	V _{IL}	$V_{DD} > 2.7 V$	—	_	$0.35 \times V_{DD}$	•
-	С			۹Ľ	V _{DD} >1.8 V			0.30 x V _{DD}	
8	С	Input hysteresis	all digital inputs	V _{hys}		$0.06 \times V_{DD}$	_	—	mV
9	Ρ	Input leakage current	all input only pins (Per pin)	I _{In}	V_{In} = V_{DD} or V_{SS}	—	—	1	μA
10	Ρ	Hi-Z (off-state) leakage current	all input/output (per pin)	I _{OZ}	V_{In} = V_{DD} or V_{SS}	_	_	1	μA
11	Ρ	Pull-up resistors	all digital inputs, when enabled	R _{PU}		17.5	—	52.5	kΩ
		DC injection	Single pin limit			-0.2	_	0.2	mA
12	D	current ^{3, 4, 5}	Total MCU limit, includes sum of all stressed pins	I _{IC}	$V_{IN} < V_{SS}, V_{IN} > V_{DD}$	-5	_	5	mA
13	С	Input Capacitance	e, all pins	C _{In}		_	_	8	pF
14	С	RAM retention vo	Itage	V _{RAM}		—	0.6	1.0	V
15	С	POR re-arm volta	ge ⁶	V _{POR}		0.9	1.4	1.79	V
16	D	POR re-arm time		t _{POR}		10	—	—	μS
17	Ρ	Low-voltage dete high range ⁷	ction threshold —	V _{LVDH} ⁸	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V

Table 8. DC Characteristics










Figure 9. Typical Low-Side Driver (Sink) Characteristics — High Drive (PTxDSn = 1)




Figure 10. Typical High-Side (Source) Characteristics — Low Drive (PTxDSn = 0)



3.8 External Oscillator (XOSC) Characteristics

Reference Figure 13 and Figure 14 for crystal or resonator circuits.

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂		See N See N		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F		 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		 100 0 0 0	 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	t _{CSTL}	 	200 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode FBELP mode	f _{extal}	0.03125 0	_	40.0 50.33	MHz MHz


¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.










Figure 14. Typical Crystal or Resonator Circuit: Low Range/Low Gain

3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Characteristic		Symbol	Min	Typ ¹	Мах	Unit
1	Ρ	Average internal reference frequency — factory trimmed at V_{DD} = 3.6 V and temperature = 25°C		f _{int_ft}	_	32.768	_	kHz
2	Ρ	Internal reference frequency — u	iser trimmed	f _{int_ut}	31.25	—	39.06	kHz
3	Т	Internal reference start-up time		t _{IRST}		60	100	μS
	Ρ	DCO output frequency range — trimmed ²	Low range (DRS=00)		16	—	20	
4	Ρ		Mid range (DRS=01)	f _{dco_u}	32	—	40	MHz
	Ρ		High range (DRS=10)		48	—	60	
	Ρ	DCO output frequency ²	Low range (DRS=00)	f _{dco_DMX32}		19.92		
5	Ρ	Reference = 32768 Hz and	Mid range (DRS=01)		_	39.85	_	MHz
	Ρ	DMX32 = 1	High range (DRS=10)			59.77		
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (not using FTRIM)		$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}



Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
8	С	Total deviation of trimmed DCO output frequency over voltage and temperature	Δf_{dco_t}	_	+ 0.5 -1.0	±2	%f _{dco}
9	С	Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0°C to 70 °C	Δf_{dco_t}	_	± 0.5	± 1	%f _{dco}
10	С	FLL acquisition time ³	t _{Acquire}	_	—	1	ms
11	С	Long term jitter of DCO output clock (averaged over 2-ms interval) ⁴	C _{Jitter}	_	0.02	0.2	%f _{dco}

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient) (continued)

¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.

² The resulting bus clock frequency should not exceed the maximum specified bus clock frequency of the device.

³ This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

⁴ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.




Figure 15. Deviation of DCO Output Across Temperature at V_{DD} = 3.0 V




Figure 16. Deviation of DCO Output Across V_{DD} at 25°C

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

3.10.1 Control Timing

Table 13. Control Timing

Num	С	Rating	Symbol	Min	Typ ¹	Мах	Unit
1	D	Bus frequency (t_{cyc} = 1/ f_{Bus}) $V_{DD} \ge 1.8V$ $V_{DD} \ge 2.1V$ $V_{DD} \ge 2.4V$	f _{Bus}	dc	_	10 20 25.165	MHz
2	D	Internal low power oscillator period	t _{LPO}	700	_	1300	μS
3	D	External reset pulse width ²	t _{extrst}	100		_	ns
4	D	Reset low drive	t _{rstdrv}	34 x t _{cyc}	_		ns
5	D	BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes	t _{MSSU}	500		_	ns
6	D	BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³	t _{MSH}	100	_	_	μS



Num	С	Rating	Symbol	Min	Typ ¹	Мах	Unit
7	D	IRQ pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}		_	ns
8	D	Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴	t _{ILIH,} t _{IHIL}	100 1.5 x t _{cyc}	_	_	ns
9	С	Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ⁵ Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		8 31		ns
9	C	Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1)	t _{Rise} , t _{Fall}		7 24	_	ns
10		Voltage regulator recovery time	t _{VRR}	_	4	_	μS

Table 13. Control Timing (continued)

¹ Typical values are based on characterization data at V_{DD} = 3.0V, 25°C unless otherwise stated.

² This is the shortest pulse that is guaranteed to be recognized as a reset or interrupt pin request. Shorter pulses are not guaranteed to override reset requests from internal sources.

 3 To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized in that case.

 $^5\,$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40°C to 85°C.





Figure 18. IRQ/KBIPx Timing






NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 21. SPI Master Timing (CPHA = 0)



NOTES:

1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).

2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.





Ordering Information

4 Ordering Information

This section contains ordering information for MC9S08QE128, MC9S08QE96, and MC9S08QE64 devices.

Freescale Part Number ¹	Men	nory	Temperature range (°C)	Package ²
Fleescale Fait Nulliber	Flash	RAM		Fackage
MC9S08QE128CLK			-40 to +85	80 LQFP
MC9S08QE128CLH	128K	8К	-40 to +85	64 LQFP
MC9S08QE128CFT	IZON		-40 to +85	48 QFN
MC9S08QE128CLD			-40 to +85	44 LQFP
MC9S08QE96CLK			-40 to +85	80 LQFP
MC9S08QE96CLH	96K	6К	-40 to +85	64 LQFP
MC9S08QE96CFT	90K		-40 to +85	48 QFN
MC9S08QE96CLD			-40 to +85	44 QFP
MC9S08QE64CLH			-40 to +85	64 LQFP
MC9S08QE64CFT	64K	416	-40 to +85	48 QFN
MC9S08QE64CLD	041	4K	-40 to +85	44 QFP
MC9S08QE64CLC			-40 to +85	32 LQFP


Table 20. Ordering Information

¹ See the reference manual, *MC9S08QE128RM*, for a complete description of modules included on each device.

² See Table 21 for package information.

4.1 Device Numbering System

Example of the device numbering system:




5 Package Information

The below table details the various packages available.

Table	21.	Package	Descriptions
-------	-----	---------	--------------

Pin Count	Package Type	Abbreviation	Designator	Case No.	Document No.
80	Low Quad Flat Package	LQFP	LK	917A	98ASS23237W
64	Low Quad Flat Package	LQFP	LH	840F	98ASS23234W
48	Quad Flat No-Leads	QFN	FT	1314	98ARH99048A
44	Low Quad Flat Package	LQFP	LD	824D	98ASS23225W
32	Low Quad Flat Package	LQFP	LC	873A	98ASH70029A






VIEW AA

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.			PRINT VERSION NO	DT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234₩	REV: D
	10 X 10 X 1.4 PKG,			06 APR 2005
0.5 PITCH, CASE OU	STANDARD: JE	DEC MS-026 BCD		

Figure 28. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 2 of 3






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARH99048A	REV: F
FLAT NON-LEADED PACKA		CASE NUMBER	: 1314–05	05 DEC 2005
48 TERMINAL, 0.5 PITCH (7	X / X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2

Figure 30. 48-pin QFN Package Drawing (Case 1314, Doc #98ARH99048A), Sheet 1 of 3





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	L OUTLINE	PRINT VERSION NE	IT TO SCALE	
TITLE:	DOCUMENT NO: 98ASH70029A		RE∨: D	
LOW PROFILE QUAD FLAT PA		CASE NUMBER: 873A-03 19 MAY		
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	IDEC MS-026 BBA		

Figure 37. 32-pin LQFP Package Drawing (Case 873A, Doc #98ASH70029A), Sheet 2 of 3



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5-1994.

 $\sqrt{3}$ datums a, b, and d to be determined at datum plane H.

 $\overline{/4.}$ dimensions to be determined at seating plane datum c.

5. DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION: 0.07 MM.

6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.

/7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

8. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 MM AND 0.25 MM FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	IT TO SCALE
TITLE:	DOCUMENT NO]: 98ASH70029A	RE∨: D	
LOW PROFILE QUAD FLAT PA	. ,	CASE NUMBER: 873A-03 19 MAY 200		
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	DEC MS-026 BBA		

Figure 38. 32-pin LQFP Package Drawing (Case 873A, Doc #98ASH70029A), Sheet 3 of 3



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08QE128 Rev. 7 10/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

