E·XFL

NXP USA Inc. - PC9S08QE128CLH Datasheet



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details


Product Status	Obsolete
Core Processor	S08
Core Size	8-Bit
Speed	50MHz
Connectivity	I ² C, LINbus, SCI, SPI
Peripherals	LVD, PWM, WDT
Number of I/O	54
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 3.6V
Data Converters	A/D 22x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/pc9s08qe128clh

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong












Figure 4. Pin Assignments in 48-Pin QFN Package



3 Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08QE128 series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 3. Parameter Classifications

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pull-up resistor associated with the pin is enabled.

Rating	Symbol	Value	Unit
Supply voltage	V _{DD}	-0.3 to +3.8	V
Maximum current into V _{DD}	I _{DD}	120	mA
Digital input voltage	V _{In}	–0.3 to V _{DD} + 0.3	V
Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3}	Ι _D	± 25	mA
Storage temperature range	T _{stg}	–55 to 150	°C

 Table 4. Absolute Maximum Ratings

¹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

 $^2~$ All functional non-supply pins are internally clamped to V_{SS} and $V_{DD}.$



For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K \div (T_{J} + 273^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

I

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be used to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

Model	Description	Symbol	Value	Unit
	Series resistance	R1	1500	Ω
Human Body	Storage capacitance	С	100	pF
,	Number of pulses per pin	—	3	
	Series resistance	R1	0	Ω
Machine	Storage capacitance	С	200	pF
	Number of pulses per pin	—	3	
Latch-up	Minimum input voltage limit		- 2.5	V
Laten-up	Maximum input voltage limit		7.5	V

Table 6. ESD and Latch-up Test Conditions

No.	Rating ¹	Symbol	Min	Max	Unit
1	Human body model (HBM)	V _{HBM}	± 2000	_	V
2	Machine model (MM)	V _{MM}	±200	_	V
3	Charge device model (CDM)	V _{CDM}	± 500	_	V
4	Latch-up current at T _A = 85°C	I _{LAT}	± 100	_	mA

¹ Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.



Num	С	Characteristic	Symbol	Condition	Min	Typ ¹	Max	Unit
18	Ρ	Low-voltage detection threshold — low range ⁷	V _{LVDL}	V _{DD} falling V _{DD} rising	1.80 1.86	1.82 1.90	1.91 1.99	V
19	Ρ	Low-voltage warning threshold — high range ⁷	V _{LVWH}	V _{DD} falling V _{DD} rising	2.36 2.36	2.46 2.46	2.56 2.56	V
20	Ρ	Low-voltage warning threshold — low range ⁷	V _{LVWL}	V _{DD} falling V _{DD} rising	2.11 2.16	2.16 2.21	2.22 2.27	V
21	С	Low-voltage inhibit reset/recover hysteresis ⁷	V _{hys}		_	50	_	mV
22	Ρ	Bandgap Voltage Reference ⁹	V _{BG}		1.15	1.17	1.18	V

Table 8. DC Characteristics (continued)

¹ Typical values are measured at 25°C. Characterized, not tested

² As the supply voltage rises, the LVD circuit will hold the MCU in reset until the supply has risen above V_{LVDL}.

 3 All functional non-supply pins are internally clamped to V_{SS} and V_{DD}.

⁴ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

- ⁵ Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).
- ⁶ Maximum is highest voltage that POR is guaranteed.
- ⁷ Low voltage detection and warning limits measured at 1 MHz bus frequency.
- ⁸ Run at 1 MHz bus frequency
- ⁹ Factory trimmed at V_{DD} = 3.0 V, Temp = 25°C






Figure 7. Pull-up and Pull-down Typical Resistor Values









3.8 External Oscillator (XOSC) Characteristics

Reference Figure 13 and Figure 14 for crystal or resonator circuits.

Num	С	Characteristic	Symbol	Min	Typ ¹	Max	Unit
1	С	Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0)	f _{lo} f _{hi} f _{hi}	32 1 1		38.4 16 8	kHz MHz MHz
2	D	Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings	C _{1,} C ₂		See N See N		
3	D	Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, High Gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X)	R _F		 10 1		MΩ
4	D	Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz	R _S		 100 0 0 0	 0 10 20	kΩ
5	С	Crystal start-up time ⁴ Low range, low power Low range, high power High range, low power High range, high power	t _{CSTL}	 	200 400 5 15	 	ms
6	D	Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE or FBE mode FBELP mode	f _{extal}	0.03125 0	_	40.0 50.33	MHz MHz


¹ Data in Typical column was characterized at 3.0 V, 25°C or is typical recommended value.


² Load capacitors (C_1, C_2), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.










Figure 14. Typical Crystal or Resonator Circuit: Low Range/Low Gain

3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85°C Ambient)

Num	С	Charac	teristic	Symbol	Min	Typ ¹	Мах	Unit
1	Ρ	Average internal reference frequency — factory trimmed at V_{DD} = 3.6 V and temperature = 25°C		f _{int_ft}	_	32.768	_	kHz
2	Ρ	Internal reference frequency — u	iser trimmed	f _{int_ut}	31.25	—	39.06	kHz
3	Т	Internal reference start-up time		t _{IRST}	_	60	100	μS
	Ρ	DCO output frequency range —	Low range (DRS=00)	f _{dco_u}	16	—	20	MHz
4	Ρ		Mid range (DRS=01)		32	—	40	
	P		High range (DRS=10)		48	—	60	
	Ρ	DCO output frequency ²	Low range (DRS=00)	f _{dco_DMX32}		19.92		
5	Ρ	Reference = 32768 Hz and	Mid range (DRS=01)		_	39.85	_	MHz
	Ρ	DMX32 = 1	High range (DRS=10)		_	59.77	_	
6	С	Resolution of trimmed DCO output frequency at fixed voltage and temperature (using FTRIM)		$\Delta f_{dco_res_t}$	_	± 0.1	± 0.2	%f _{dco}
7	С	Resolution of trimmed DCO outp temperature (not using FTRIM)	ut frequency at fixed voltage and	$\Delta f_{dco_res_t}$	_	± 0.2	± 0.4	%f _{dco}



3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage	V _{DD}	1.80	_	3.6	V
С	Supply current (active)	I _{DDAC}	—	20	35	μA
D	Analog input voltage	V _{AIN}	V _{SS} – 0.3	_	V _{DD}	V
С	Analog input offset voltage	V _{AIO}		20	40	mV
С	Analog comparator hysteresis	V _H	3.0	9.0	15.0	mV
Р	Analog input leakage current	I _{ALKG}	_	_	1.0	μA
С	Analog comparator initialization delay	t _{AINIT}	_	_	1.0	μS

3.12 ADC Characteristics

С Characteristic Conditions Symb Typ¹ Unit Comment Min Max Supply voltage V Absolute 1.8 3.6 V_{DDAD} D Delta to V_{DD} (V_{DD}-V_{DDAD})² ΔV_{DDAD} -100 0 +100 mV Delta to V_{SS} (V_{SS}-V_{SSAD})² -100 0 +100 D Ground voltage ΔV_{SSAD} mV Ref Voltage High 1.8 V D V_{REFH} V_{DDAD} V_{DDAD} V D Ref Voltage Low V_{REFL} V_{SSAD} V_{SSAD} V_{SSAD} D Input Voltage V V_{ADIN} V_{REFL} V_{REFH} Input C_{ADIN} 4.5 5.5 С pF Capacitance С Input Resistance $\mathsf{R}_{\mathsf{ADIN}}$ 5 7 kΩ External to MCU Analog Source 12 bit mode R_{AS} Resistance $f_{ADCK} > 4MHz$ 2 $f_{ADCK} < 4MHz$ 5 ____ С 10 bit mode kΩ $f_{ADCK} > 4MHz$ 5 f_{ADCK} < 4MHz 10 8 bit mode (all valid f_{ADCK}) 10 ADC Conversion High Speed (ADLPC=0) 0.4 8.0 **f**ADCK MHz D Clock Freg. Low Power (ADLPC=1) 0.4 4.0

Table 17. 12-bit ADC Operating Conditions

¹ Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 25. ADC Input Impedance Equivalency Diagram

Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment
Supply Current ADLPC=1 ADLSMP=1 ADCO=1		Т	I _{DDAD}		120		μΑ	
Supply Current ADLPC=1 ADLSMP=0 ADCO=1		Т	I _{DDAD}		202		μA	
Supply Current ADLPC=0 ADLSMP=1 ADCO=1		Т	I _{DDAD}	—	288	—	μA	
Supply Current ADLPC=0 ADLSMP=0 ADCO=1		D	I _{DDAD}		0.532	1	mA	
Supply Current	Stop, Reset, Module Off	Ρ	I _{DDAD}	_	0.007	0.8	μA	
ADC	High Speed (ADLPC=0)	Ρ	f _{ADACK}	2	3.3	5	N 41 1-	$t_{ADACK} = 1/f_{ADACK}$
Asynchronous Clock Source	Low Power (ADLPC=1)	Ρ]	1.25	2	3.3	MHz	



Characteristic	Conditions	С	Symb	Min	Typ ¹	Max	Unit	Comment	
	Short Sample (ADLSMP=0)	Р	t _{ADC}	—	20	_	ADCK	See the ADC	
(Including sample time)	Long Sample (ADLSMP=1)	С		_	40	_	cycles	chapter in the MC9S08QE128	
Sample Time	Short Sample (ADLSMP=0)	Ρ	t _{ADS}	_	3.5	_	ADCK	Reference Manual for conversion time	
	Long Sample (ADLSMP=1)	С		—	23.5		cycles	variances	
Total Unadjusted	12 bit mode	Т	E _{TUE}	—	±3.0		LSB ²	Includes	
Error	10 bit mode	Р		—	±1	±2.5		Quantization	
	8 bit mode	Т	1 1	_	±0.5	±1.0	1		
Differential	12 bit mode	Т	DNL	_	±1.75	_	LSB ²		
Non-Linearity	10 bit mode ³	Р	1 1	_	±0.5	±1.0	1		
	8 bit mode ³	Т			±0.3	±0.5	1		
Integral	12 bit mode	Т	INL		±1.5	_	LSB ²		
Non-Linearity	10 bit mode	Т			±0.5	±1.0	1		
	8 bit mode	Т		_	±0.3	±0.5	1		
Zero-Scale Error	12 bit mode	Т	E _{ZS}		±1.5	_	LSB ²	V _{ADIN} = V _{SSAD}	
	10 bit mode	Ρ		_	±0.5	±1.5	1		
	8 bit mode	Т			±0.5	±0.5	1		
Full-Scale Error	12 bit mode	Т	E _{FS}		±1.0	_	LSB ²	V _{ADIN} = V _{DDAD}	
	10 bit mode	Р	1 1	_	±0.5	±1	1		
	8 bit mode	Т			±0.5	±0.5	1		
Quantization	12 bit mode	D	EQ	_	-1 to 0	_	LSB ²		
Error	10 bit mode			_	_	±0.5	1		
	8 bit mode		-			±0.5	1		
Input Leakage	12 bit mode	D	E _{IL}		±2	_	LSB ²	Pad leakage ⁴ * R _{AS}	
Error	10 bit mode		-		±0.2	±4	-		
	8 bit mode			_	±0.1	±1.2	1		
Temp Sensor	-40°C to 25°C	D	m	_	1.646	_	mV/°C		
Slope	25°C to 85°C	1		_	1.769	_	1		
Temp Sensor Voltage	25°C	D	V _{TEMP25}	_	701.2	_	mV		

Table 18. 12-bit ADC Characteristics ($V_{REFH} = V_{DDAD}$, $V_{REFL} = V_{SSAD}$) (continued)

¹ Typical values assume V_{DDAD} = 3.0V, Temp = 25°C, f_{ADCK}=1.0MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² 1 LSB = $(V_{REFH} - V_{REFL})/2^N$

³ Monotonicity and No-Missing-Codes guaranteed in 10 bit and 8 bit modes

⁴ Based on input pad leakage current. Refer to pad electricals.





3.13 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the *MC9S08QE128 Reference Manual*.

С	Characteristic	Symbol	Min	Typical	Max	Unit
D	Supply voltage for program/erase -40°C to 85°C	V _{prog/erase}	1.8		3.6	V
D	Supply voltage for read operation	V _{Read}	1.8		3.6	V
D	Internal FCLK frequency ¹	f _{FCLK}	150		200	kHz
D	Internal FCLK period (1/FCLK)	t _{Fcyc}	5		6.67	μS
Р	Byte program time (random location) ⁽²⁾	t _{prog}		9		t _{Fcyc}
Р	Byte program time (burst mode) ⁽²⁾	t _{Burst}		4		t _{Fcyc}
Р	Page erase time ²	t _{Page}		4000		t _{Fcyc}
Р	Mass erase time ⁽²⁾	t _{Mass}		20,000		t _{Fcyc}
	Byte program current ³	R _{IDDBP}	_	4	_	mA
	Page erase current ³	R _{IDDPE}	_	6	_	mA
с	Program/erase endurance ⁴ T _L to T _H = -40° C to + 85°C T = 25°C		10,000	 100,000		cycles
С	Data retention ⁵	t _{D_ret}	15	100		years


Table	19.	Flash	Characteristics
-------	-----	-------	-----------------

¹ The frequency of this clock is controlled by a software setting.

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

- ³ The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with V_{DD} = 3.0 V, bus frequency = 4.0 MHz.
- ⁴ Typical endurance for flash was evaluated for this product family on the HC9S12Dx64. For additional information on how Freescale defines typical endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.
- ⁵ Typical data retention values are based on intrinsic capability of the technology measured at high temperature and de-rated to 25°C using the Arrhenius equation. For additional information on how Freescale defines typical data retention, please refer to Engineering Bulletin EB618, *Typical Data Retention for Nonvolatile Memory*.





VIEW AA

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	DT TO SCALE
TITLE: 64LD LQFP,		DOCUMENT NO): 98ASS23234₩	REV: D
10 X 10 X 1.4 P	CASE NUMBER	8:840F-02	06 APR 2005	
0.5 PITCH, CASE OU	STANDARD: JE	DEC MS-026 BCD		

Figure 28. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 2 of 3




NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 3. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- /4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- 5. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08 mm AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07 mm.
- ATHIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 mm PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.
- /7. EXACT SHAPE OF EACH CORNER IS OPTIONAL.
- $\frac{8}{2}$ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.1 mm AND 0.25 mm FROM THE LEAD TIP.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NO	DT TO SCALE
$\begin{array}{c} 04LD \ LQFP, \\ 10 \ X \ 10 \ X \ 1.4 \ PKG, \\ 0 \ 5 \ DITCH \ CASE \ OUTLINE \end{array}$		DOCUMENT NO): 98ASS23234₩	REV: D
		CASE NUMBER: 840F-02 06 APR 200		
		STANDARD: JE	DEC MS-026 BCD	


Figure 29. 64-pin LQFP Package Drawing (Case 840F, Doc #98ASS23234W), Sheet 3 of 3





DETAIL N PREFERRED CORNER CONFIGURATION


DETAIL M PREFERED PIN 1 BACKSIDE IDENTIFIER



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICA	L OUTLINE	PRINT VERSION NO	T TO SCALE
TITLE: THERMALLY ENHANCED	QUAD	DOCUMENT NO): 98ARH99048A	REV: F
FLAT NON-LEADED PACKA		CASE NUMBER		05 DEC 2005
48 TERMINAL, 0.5 PITCH (7	X / X 1)	STANDARD: JE	DEC-MO-220 VKKD-2	2

Figure 31. 48-pin QFN Package Drawing (Case 1314, Doc #98ARH99048A), Sheet 2 of 3





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NE	IT TO SCALE
TITLE:	DOCUMENT NE	1: 98ASS23225W	RE∨∶D	
44 LD LQFP, 10 X 10 PKG, 0.8 PITCH,	.4 THICK	CASE NUMBER	2: 824D-02	26 FEB 2007
		STANDARD: JE	DEC MS-026-BCB	







NOTES:

- 1. DIMENSIONS AND TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DATUM PLANE H IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
- 4. DATUMS L, M AND N TO BE DETERMINED AT DATUM PLANE H.


5. DIMENSIONS TO BE DETERMINED AT SEATING PLANE T.

- 6. DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. DAMBAR PROTRUSION SHALL NOT CAUSE THE DIMENSION TO EXCEED 0.53. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	Mechanical outline		PRINT VERSION NO	IT TO SCALE
TITLE:		DOCUMENT NE]: 98ASS23225W	RE∨∶D
44 LD LQFP, 10 X 10 PKG, 0.8 PITCH, 1.	4 THICK	CASE NUMBER	R: 824D-02	26 FEB 2007
		STANDARD: JE	IDEC MS-026 BCB	

Figure 35. 44-pin LQFP Package Drawing (Case 824D, Doc #98ASS23225W), Sheet 3 of 3






© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE:	DOCUMENT NE]: 98ASH70029A	RE∨: D	
LOW PROFILE QUAD FLAT PA	CASE NUMBER: 873A-03 19 MAY 200			
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	IDEC MS-026 BBA		

Figure 36. 32-pin LQFP Package Drawing (Case 873A, Doc #98ASH70029A), Sheet 1 of 3





© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NE	IT TO SCALE
TITLE:	DDCUMENT ND: 98ASH70029A REV: D			
LOW PROFILE QUAD FLAT PA		CASE NUMBER: 873A-03 19 MAY 200		
32 LEAD, 0.8 PITCH (7 X	STANDARD: JE	IDEC MS-026 BBA		

Figure 37. 32-pin LQFP Package Drawing (Case 873A, Doc #98ASH70029A), Sheet 2 of 3



How to Reach Us:

Home Page: www.freescale.com

E-mail: support@freescale.com

USA/Europe or Locations Not Listed:

Freescale Semiconductor Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa: Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MC9S08QE128 Rev. 7 10/2008 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale [™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2008. All rights reserved.

