



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	128 × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 5x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SSOP (0.209", 5.30mm Width)
Supplier Device Package	28-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f870t-i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS ⁽²⁾
Bank 2					•		•	•		•	•
100h ⁽⁴⁾	INDF	Addressing	this location	uses conte	ents of FSR t	o address dat	a memory (n	ot a physica	l register)	0000 0000	0000 0000
101h	TMR0	Timer0 Mod	dule's Regist	er						XXXX XXXX	uuuu uuuu
102h ⁽⁴⁾	PCL	Program Co	ounter's (PC) Least Sigr	nificant Byte					0000 0000	0000 0000
103h ⁽⁴⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
104h ⁽⁴⁾	FSR	Indirect Dat	a Memory A	ddress Poir	nter					XXXX XXXX	uuuu uuuu
105h	_	Unimpleme	nted							_	—
106h	PORTB	PORTB Da	ta Latch whe	en written: F	ORTB pins	when read				XXXX XXXX	uuuu uuuu
107h	—	Unimpleme	nted							_	_
108h	—	Unimpleme	nted							_	_
109h	—	Unimpleme	nted							_	_
10Ah ^(1,4)	PCLATH	_	_	_	Write Buffe	for the upper	r 5 bits of the	Program Co	ounter	0 0000	0 0000
10Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
10Ch	EEDATA	EEPROM D	Data Registe	r						XXXX XXXX	uuuu uuuu
10Dh	EEADR	EEPROM A	ddress Reg	ister						XXXX XXXX	uuuu uuuu
10Eh	EEDATH	— — EEPROM Data Register High Byte								XXXX XXXX	uuuu uuuu
10Fh	EEADRH	_	_	_	EEPROM A	ddress Regis	ter High Byte)		XXXX XXXX	uuuu uuuu
Bank 3											
180h ⁽⁴⁾	INDF	Addressing	this location	uses conte	ents of FSR t	o address dat	a memory (n	ot a physica	l register)	0000 0000	0000 0000
181h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h ⁽⁴⁾	PCL	Program Co	ounter's (PC) Least Sigr	nificant Byte					0000 0000	0000 0000
183h ⁽⁴⁾	STATUS	IRP	RP1	RP0	то	PD	Z	DC	С	0001 1xxx	000q quuu
184h ⁽⁴⁾	FSR	Indirect Dat	a Memory A	ddress Poir	nter					XXXX XXXX	uuuu uuuu
185h	_	Unimpleme	nted							_	—
186h	TRISB	PORTB Da	ta Direction	Register						1111 1111	1111 1111
187h	_	Unimpleme	nted							_	—
188h	_	Unimpleme	nted							_	—
189h	_	Unimpleme	nted							_	—
18Ah ^(1,4)	PCLATH		_	—	Write Buffe	for the upper	r 5 bits of the	Program Co	ounter	0 0000	0 0000
18Bh ⁽⁴⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
18Ch	EECON1	EEPGD	—	—	—	WRERR	WREN	WR	RD	x x000	x u000
18Dh	EECON2	EEPROM (Control Regis	ster2 (not a	physical reg	ster)					
18Eh	—	Reserved n	naintain clea	r						0000 0000	0000 0000
18Fh	_	Reserved n	naintain clea	r						0000 0000	0000 0000

TABLE 2-1:	SPECIAL FUNCTION REGISTER SUMMARY ((CONTINUED)
------------	-------------------------------------	-------------

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non Power-up) Resets include external RESET through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

2.2.2.2 OPTION_REG Register

bit

bit

bit

bit

bit

bit

The OPTION_REG register is a readable and writable register, which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	the TMR0 register, assign the prescaler to
	the Watchdog Timer.

REGISTER 2-2: OPTION_REG REGISTER (ADDRESS: 81h,181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1					
RBPL	INTED	G TOCS	T0SE	PSA	PS2	PS1	PS0					
bit 7							bit					
RBPU:	PORTB Pull	-up Enable b	it									
		are disabled are enabled		l port latch val	Jes							
INTEDG: Interrupt Edge Select bit												
 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 												
TOCS: 1	TOCS : TMR0 Clock Source Select bit											
	L = Transition on RA4/T0CKI pin											
		on cycle cloc	. ,									
T0SE: 7	MR0 Sourc	e Edge Selec	t bit									
		gh-to-low trar w-to-high trar										
PSA: P	escaler Ass	ignment bit										
		igned to the \ igned to the ⁻		le								
PS2:PS	0: Prescale	Rate Select	bits									
	Bit Value	TMR0 Rate	WDT Rate									
	000 001 010	1:2 1:4 1:8	1:1 1:2 1:4									
	011	1:16	1:8									
	100	1:32	1:16									
	101	1:64	1:32 1:64									
	110 111	1 : 128 1 : 256	1:128									
		1.200	•									
Legend	:											
R = Rea	adable bit	VV =	Writable bit	U = Unimp	lemented	bit, read as	'0'					
- n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknown												

Write operations have two control bits, WR and WREN, and two status bits, WRERR and EEIF. The WREN bit is used to enable or disable the write operation. When WREN is clear, the write operation will be disabled. Therefore, the WREN bit must be set before executing a write operation. The WR bit is used to initiate the write operation. It also is automatically cleared at the end of the write operation. The interrupt flag EEIF is used to determine when the memory write completes. This flag must be cleared in software before setting the WR bit. For EEPROM data memory, once the WREN bit and the WR bit have been set, the desired memory address in EEADR will be erased, followed by a write of the data in EEDATA. This operation takes place in parallel with the microcontroller continuing to execute normally. When the write is complete, the EEIF flag bit will be set. For program memory, once the WREN bit and the WR bit have been set, the microcontroller will cease to execute instructions. The desired memory location pointed to by EEADRH:EEADR will be erased. Then, the data value in EEDATH:EEDATA will be programmed. When complete, the EEIF flag bit will be set and the microcontroller will continue to execute code.

The WRERR bit is used to indicate when the PIC16F870/871 devices have been reset during a write operation. WRERR should be cleared after Power-on Reset. Thereafter, it should be checked on any other RESET. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, following a RESET, the user should check the WRERR bit and rewrite the memory location, if set. The contents of the data registers, address registers and EEPGD bit are not affected by either MCLR Reset, or WDT Time-out Reset, during normal operation.

REGISTER 3-1: EECON1 REGISTER (ADDRESS: 18Ch)

- n = Value at POR

	R/W-x	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0					
	EEPGD	_	_	_	WRERR	WREN	WR	RD					
	bit 7				•			bit 0					
bit 7	EEPGD: Program/Data EEPROM Select bit												
	1 = Access	1 = Accesses program memory											
	0 = Accesses data memory												
	(This bit cannot be changed while a read or write operation is in progress.)												
bit 6-4	Unimplemented: Read as '0'												
bit 3	WRERR: EEPROM Error Flag bit												
	1 = A write operation is prematurely terminated (any MCLR Reset or any WDT Reset during												
		l operation)											
	0 = The w	rite operatio	n complete	d									
bit 2	WREN: EE	PROM Writ	e Enable bi	t									
		write cycles											
	0 = Inhibits	write to the	EEPROM										
bit 1	WR: Write	Control bit											
		-			by hardware on	ce write is	complete.	The WR bit					
			,	n software.)									
		cycle to the	EEPROM IS	s complete									
bit 0	RD: Read (
		s an EEPR d) in softwa	•	RD is cleare	ed in hardware.	The RD bi	t can only	be set (not					
	0 = Does not initiate an EEPROM read												
	Legend:												
	•	hla hit	10/ 1/	Vritable hit		omontod L	t road as f	0,					
	к = кeada	R = Readable bit $W = Writable bit$ $U = Unimplemented bit, read as '0'$											

'1' = Bit is set

x = Bit is unknown

'0' = Bit is cleared

PIC16F870/871

REGISTER 4-1:	TRISE RE	GISTER (ADDRESS	: 89h)										
	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1						
	IBF	OBF	IBOV	PSPMODE		Bit2	Bit1	Bit0						
	bit 7							bit 0						
bit 7		lave Port Si Buffer Full S		ol Bits										
	1 = A word		eceived and	d is waiting to b	e read by t	he CPU								
bit 6	OBF: Outp	OBF : Output Buffer Full Status bit												
		 1 = The output buffer still holds a previously written word 0 = The output buffer has been read 												
bit 5	bit 5 IBOV : Input Buffer Overflow Detect bit (in Microprocessor mode)													
	(must	 1 = A write occurred when a previously input word has not been read (must be cleared in software) 0 = No overflow occurred 												
bit 4	PSPMODE: Parallel Slave Port Mode Select bit													
	1 = Parallel Slave Port mode													
		al Purpose I												
bit 3		ented: Rea												
h it 0		ata Directio												
bit 2		tion Control	bit for pin r	RE2/CS/AN7										
	1 = Input 0 = Output	1 = Input 0 = Output												
bit 1	-		bit for pin F	RE1/WR/AN6										
	1 = Input 0 = Output	t												
bit 0	Bit0: Direc	tion Contro	bit for pin F	RE0/RD/AN5										
	1 = Input													
	0 = Output	t												
	Legend:													
	R = Reada	able bit	W = \	Vritable bit	U = Unimr	plemented b	oit, read as '	0'						
	-n = Value			Bit is set	'0' = Bit is		x = Bit is u							
					-11 = Value at FOR $1 = Bit is set 0 = Bit is cleared x = Bit is unknown$									

TIMER1 MODULE 6.0

The Timer1 module is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L), which are readable and writable. The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- As a timer
- · As a counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In Timer mode, Timer1 increments every instruction cycle. In Counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit, TMR1ON (T1CON<0>).

Timer1 also has an internal "RESET input". This RESET can be generated by either of the two CCP modules (Section 8.0). Register 6-1 shows the Timer1 control register.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and these pins read as '0'.

Additional information on timer modules is available in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023).

ER 6-1:	I1CON: I	11CON: HMER1 CONTROL REGISTER (ADDRESS: 10h)											
	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N					
	bit 7							bit 0					
bit 7-6	Unimplem	ented: Rea	ad as '0'										
bit 5-4	T1CKPS1:	T1CKPS0:	Timer1 Inpu	t Clock Pres	cale Select bit	S							
	-	rescale valu											
		rescale valu											
		rescale valı rescale valı											
bit 3		TIOSCEN : Timer1 Oscillator Enable Control bit											
		1 = Oscillator is enabled											
	0 = Oscilla	0 = Oscillator is shut-off (the oscillator inverter is turned off to eliminate power drain)											
bit 2	T1SYNC: 7	Fimer1 Exte	ernal Clock Ir	nput Synchro	onization Contr	ol bit							
	When TMF												
			e external cl										
	0 = Synchr When TMF		nal clock inp	out									
			ner1 uses th	e internal clo	ock when TMR	1CS = 0.							
bit 1		•	ck Source Se										
					(I (on the rising	edae)							
		l clock (Fo			(**************************************	5							
bit 0	TMR1ON:	Timer1 On	bit										
	1 = Enable	s Timer1											
	0 = Stops 7	Timer1											
	Legend:												
	R = Reada	ble bit	W = V	Vritable bit	U = Unimpl	emented b	it, read as '()'					
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is c	leared	x = Bit is ur	nknown					

T1CON: TIMER1 CONTROL REGISTER (ADDRESS: 10b) **REGISTER 6-1:**

6.4 Timer1 Operation in Asynchronous Counter Mode

If control bit $\overline{T1SYNC}$ (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during SLEEP and can generate an interrupt-on-overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (Section 6.4.1).

In Asynchronous Counter mode, Timer1 cannot be used as a time base for capture or compare operations.

6.4.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock, will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples 12-2 and 12-3 in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

6.5 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low power oscillator, rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for use with a 32 kHz crystal. Table 6-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 6-1:CAPACITOR SELECTION FOR
THE TIMER1 OSCILLATOR

Osc Typ	е	Freq.	C2							
LP		32 kHz	33 pF	33 pF						
		100 kHz	15 pF	15 pF						
		200 kHz 15 pF		15 pF						
These values are for design guidance only.										
Crystals Tested:										
32.768 kl	Ηz	Epson C-00	± 20 PPM							
100 kH:	Z	Epson C-2 100.00 KC-P ± 20 PPN								
200 kH:	Z	STD XTL	± 20 PPM							
Note 1: 2:	of tim Sii ch res	oscillator, but ne. nce each reso aracteristics, t sonator/crysta	nce increases also increases nator/crystal h he user should I manufactured es of external	as its own d consult the for						

6.6 Resetting Timer1 Using a CCP Trigger Output

If the CCP1 module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1.

Note:	The special event triggers from the CCP1										
	module will not set interrupt flag bit										
	TMR1IF (PIR1<0>).										

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPRH:CCPRL register pair effectively becomes the period register for Timer1.

8.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFFh	0xFFh	0xFFh	0x3Fh	0x1Fh	0x17h
Maximum Resolution (bits)	10	10	10	8	7	6.5

TABLE 8-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

TABLE 8-3: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 1 Bit 0		Value on: POR, BOR				ie on other SETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u		
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000		
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000		
87h	TRISC	PORTC [Data Dire	ection Regis	ster					1111	1111	1111	1111		
0Eh	TMR1L	Holding F	Register	for the Leas	st Significa	nt Byte of th	e 16-bit TN	/IR1 Regist	ter	xxxx	xxxx	uuuu	uuuu		
0Fh	TMR1H	Holding F	Register	for the Mos	t Significan	t Byte of the	e 16-bit TM	IR1 Regist	er	xxxx	xxxx	uuuu	uuuu		
10h	T1CON		_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00	0000	uu	uuuu		
15h	CCPR1L	Capture/0	Compare	e/PWM Reg	jister1 (LSE	3)				xxxx	xxxx	uuuu	uuuu		
16h	CCPR1H	Capture/0	Capture/Compare/PWM Register1 (MSB)							xxxx	xxxx	uuuu	uuuu		
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000		

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: The PSP is not implemented on the PIC16F870; always maintain these bits clear.

9.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 9-1 shows the formula for computation of the baud rate for different USART modes which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 9-1. From this, the error in baud rate can be determined.

It may be advantageous to use the high baud rate (BRGH = 1), even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

9.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 9-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	N/A

Legend: X = value in SPBRG (0 to 255)

TABLE 9-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	x000 000x
99h	SPBRG	PBRG Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

9.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

9.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 9-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data memory, so it is not available to the user.
2:	Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 9-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 9-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.




FIGURE 9-1: USART TRANSMIT BLOCK DIAGRAM


9.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 9-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter, operating at x16 times the baud rate; whereas, the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the Receive (Serial) Shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit, which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is a double-buffered register (i.e., it is a two-deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG register is still full, the overrun error bit OERR (RCSTA<1>) will be set. The word in the RSR will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, and no further data will be received. It is therefore, essential to clear error bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a STOP bit is detected as clear. Bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG will load bits RX9D and FERR with new values, therefore, it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old FERR and RX9D information.


Data Bus



Interrupt

FIGURE 9-5:

ASYNCHRONOUS RECEPTION



RCIF

RCIE

9.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

9.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

When setting up a Synchronous Slave Transmission, follow these steps:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- 8. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x000 000x	x000 000x
19h	TXREG	USART Transmit Register							0000 0000	0000 0000	
8Ch	PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	—	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register								0000 0000	0000 0000	

TABLE 9-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

FIGURE 11-9: INTERRUPT LOGIC



11.10.1 INT INTERRUPT

External interrupt on the RB0/INT pin is edge triggered, either rising, if bit INTEDG (OPTION_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit, GIE, decides whether or not the processor branches to the interrupt vector following wake-up. See Section 11.13 for details on SLEEP mode.

11.10.2 TMR0 INTERRUPT

An overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 5.0).

11.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 4.2).

11.17 In-Circuit Serial Programming

PIC16F870/871 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

When using ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect, both from an onstate to off-state. For all other cases of ICSP, the part may be programmed at the normal operating voltages. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

For complete details of serial programming, please refer to the EEPROM Memory Programming Specification for the PIC16F87X (DS39025).

11.18 Low Voltage ICSP Programming

The LVP bit of the configuration word enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP, using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM pin, provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low Voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
 - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal Operating mode. If RB3 floats high, the PIC16F870/871 devices will enter Programming mode.
 - LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the CONFIG register.
 - 6: Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted, that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

Rotate Left f through Carry					
[<i>label</i>] RLF f,d					
$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
See description below					
С					
The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is stored back in register 'f'.					

SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow WDT \ prescaler, \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down status bit, $\overline{\text{PD}}$ is cleared. Time-out status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its prescaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.

RETURN	Return from Subroutine			
Syntax:	[label] RETURN			
Operands:	None			
Operation:	$TOS\toPC$			
Status Affected:	None			
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.			

RRF	Rotate Right f through Carry					
Syntax:	[<i>label</i>] RRF f,d					
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$					
Operation:	See description below					
Status Affected:	С					
Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.					
	C Register f					

SUBLW	Subtract W from Literal					
Syntax:	[<i>label</i>] SUBLW k					
Operands:	$0 \leq k \leq 255$					
Operation:	$k \text{ - } (W) \to (W)$					
Status Affected:	C, DC, Z					
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.					

SUBWF	Subtract W from f			
Syntax:	[<i>label</i>] SUBWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$			
Operation:	(f) - (W) \rightarrow (destination)			
Status Affected:	C, DC, Z			
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.			

13.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

13.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PIC microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature onboard LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

13.22 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC[®] microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB[®] IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC[®] Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

13.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

13.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

14.2 DC Characteristics: PIC16F870/871 (Industrial) (Continued)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial Operating voltage VDD range as described in DC spec Section 14.1 and Section 14.2.					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
	Vol	Output Low Voltage						
D080		I/O ports	_	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C	
D083		OSC2/CLKO (RC osc config)	_	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C	
	Vон	Output High Voltage						
D090		I/O ports (Note 3)	Vdd - 0.7	-	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С	
D092		OSC2/CLKO (RC osc config)	Vdd - 0.7	-	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С	
D150*	Vod	Open Drain High Voltage	—	_	8.5	V	RA4 pin	
D100	Cosc2	Capacitive Loading Specs on Output Pins OSC2 pin	_	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.	
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	_	50	pF		
D102	Св	SCL, SDA in I ² C mode		—	400	pF		
		Data EEPROM Memory						
D120	ED	Endurance	100K	—	—	E/W	25°C at 5V	
D121	Vdrw	VDD for read/write	Vmin	-	5.5	V	Using EECON to read/write VMIN = min operating voltage	
D122	TDEW	Erase/write cycle time	—	4	8	ms		
		Program FLASH Memory						
D130	Eр	Endurance	1000	—	—	E/W	25°C at 5V	
D131	Vpr	VDD for read	Vmin	—	5.5	V	VMIN = min operating voltage	
D132a		VDD for erase/write	Vmin	-	5.5	V	Using EECON to read/write, VMIN = min operating voltage	
D133	TPEW	Erase/Write cycle time	—	4	8	ms		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PIC16F870/871 be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

PIC16F870/871







FIGURE 14-4: EXTERNAL CLOCK TIMING



APPENDIX A: REVISION HISTORY

Revision A (December 1999)

Original data sheet for the PIC16F870/871 family.

Revision B (April 2003)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 14.0 have been updated and there have been minor corrections to the data sheet text.

Revision C (January 2013)

Added a note to each package outline drawing.

TABLE B-1: DEVICE DIFFERENCES

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Feature	PIC16F870	PIC16F871		
On-chip Program Memory (Kbytes)	2K	2K		
Data Memory (bytes)	128	128		
Boot Block (bytes)	2048	512		
Timer1 Low Power Option	Yes	No		
I/O Ports	Ports A, B, C	Ports A, B, C, D, E		
A/D Channels	5	8		
External Memory Interface	No	No		
Package Types	28-pin DIP, SOIC, SSOP	40-pin PDIP, 44-pin PLCC, TQFP		

PORTC
Associated Registers
PORTC Register
RC0/T1OSO/T1CKI Pin7, 8
RC1/T1OSI Pin
RC2/CCP1 Pin
RC3 Pin
RC4 Pin
RC5 Pin7, 8
RC6/TX/CK Pin7, 8, 62
RC7/RX/DT Pin
TRISC Register
PORTC Register
PORTD
Associated Registers
Parallel Slave Port (PSP) Function
PORTD Register
RD0/PSP0 Pin9
RD1/PSP1 Pin9
RD2/PSP2 Pin9
RD3/PSP3 Pin9
RD4/PSP4 Pin9
RD5/PSP5 Pin9
RD6/PSP6 Pin
RD7/PSP7 Pin
TRISD Register
PORTD Register13
PORTE9
Analog Port Pins41, 42
Associated Registers41
Input Buffer Full Status (IBF Bit)40
Input Buffer Overflow (IBOV Bit)
Output Buffer Full Status (OBF Bit)
PORTE Register
PORTE Register
PORTE Register
PORTE Register
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 13
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 13 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 13 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. 17 Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT 17 Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 Porescaler, Timer0 Assignment (PSA Bit) Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 Poxecaler, Timer0 14, 53 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 169
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power Ontrol (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 15 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93 Program Memory 11
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 88 93 Program Memory 11 11 Interrupt Vector
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-odown (PD Bit) 91 Power-oup Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93 Program Memory 11 Interrupt Vector 11
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 88 93 Program Memory 11 11 Interrupt Vector
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-odown (PD Bit) 91 Power-oup Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Counter 83 RESET Conditions 93 Program Memory 11 Interrupt Vector 11
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 Poxe-up Timer (PWRT) 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Memory 11 Interrupt Vector 11 Map and Stack 11 Paging
PORTE Register 39 PSP Mode Select (PSPMODE Bit) 38, 39, 40, 42 RE0/RD/AN5 Pin 9, 41, 42 RE1/WR/AN6 Pin 9, 41, 42 RE2/CS/AN7 Pin 9, 41, 42 TRISE Register 39 PORTE Register 39 PORTE Register 13 Postscaler, WDT Assignment (PSA Bit) Assignment (PSA Bit) 17 Power-down Mode. See SLEEP. Power-on Reset (POR) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 91, 92, 93 Oscillator Start-up Timer (OST) 87, 92 POR Status (POR Bit) 23 Power Control (PCON) Register 92 Power-down (PD Bit) 91 Power-up Timer (PWRT) 87, 92 Time-out (TO Bit) 91 PR2 15 PR2 Register 14, 53 Prescaler, Timer0 Assignment (PSA Bit) 17 PRO MATE II Universal Device Programmer 113 Product Identification System 169 Program Memory 11 Interrupt Vector 11 Map and Stack

Pulse Width Modulation.	
See Capture/Compare/PWM, PWM Mode.	24
R	
RAM. See Data Memory.	40
RCREG Register	
RCSTA Register	
	-
CREN Bit	-
FERR Bit	-
	-
RX9 Bit	-
RX9D Bit	
SPEN Bit	,
SREN Bit	
Register File	
Register File Map	12
Registers	70
ADCON0 (A/D Control 0)	
ADCON1 (A/D Control 1)	
CCP1CON (CCP Control 1)	
EECON1 (EEPROM Control 1)	
OPTION_REG	,
PCON (Power Control)	
PIE1 (Peripheral Interrupt Enable 1)	19
PIE2 (Peripheral Interrupt Enable 2)	
PIR1 (Peripheral Interrupt Request Flag 1)	
PIR2 (Peripheral Interrupt Request Flag 2)	22
RCSTA (Receive Status and Control)	
STATUS	-
T1CON (Timer1 Control)	
T2CON (Timer 2 Control)	
TRISE	
TXSTA (Transmit Status and Control)	
Reset	. 87, 91
MCLR Reset. See MCLR.	
RESET Conditions for All Registers	
RESET Conditions for PCON Register	
RESET Conditions for Program Counter	
RESET Conditions for STATUS Register	93
Reset	
Brown-out Reset (BOR). See Brown-out Reset (B	
Power-on Reset (POR). See Power-on Reset (PO	JR).
WDT Reset. See Watchdog Timer (WDT).	
Revision History	157

S

SCI. See USART Serial Communication Interface. See USART.	
SLEEP	87, 91, 100
Software Simulator (MPLAB SIM)	
Software Simulator (MPLAB SIM30)	112
SPBRG	
SPBRG Register	
Special Features of the CPU	87
Special Function Registers	13
Special Function Register Summary	
Speed, Operating	1
SSPADD Register	15
SSPSTAT Register	15
Stack	
Overflows	24
Underflow	24

Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-213-7828 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12