



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 20MHz |
| Connectivity | UART/USART |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | FLASH |
| EEPROM Size | 64 x 8 |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 5.5V |
| Data Converters | A/D 8x10b |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Through Hole |
| Package / Case | 40-DIP (0.600", 15.24mm) |
| Supplier Device Package | 40-PDIP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16f871-i-p |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| Key Features PICmicro™ Mid-Range MCU Family Reference Manual (DS33023) | PIC16F870 | PIC16F871 |
|--|----------------------|----------------------|
| Operating Frequency | DC - 20 MHz | DC - 20 MHz |
| RESETS (and Delays) | POR, BOR (PWRT, OST) | POR, BOR (PWRT, OST) |
| FLASH Program Memory (14-bit words) | 2K | 2K |
| Data Memory (bytes) | 128 | 128 |
| EEPROM Data Memory | 64 | 64 |
| Interrupts | 10 | 11 |
| I/O Ports | Ports A,B,C | Ports A,B,C,D,E |
| Timers | 3 | 3 |
| Capture/Compare/PWM modules | 1 | 1 |
| Serial Communications | USART | USART |
| Parallel Communications | _ | PSP |
| 10-bit Analog-to-Digital Module | 5 input channels | 8 input channels |
| Instruction Set | 35 Instructions | 35 Instructions |

FIGURE 1-2: PIC16F871 BLOCK DIAGRAM




TABLE 2-1: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS ⁽²⁾ |
|----------------------|------------|--|------------------------------------|--------------|----------------|--------------|-----------------|--------------|-------------|-----------------------|--|
| Bank 1 | | | | | | | | | | | |
| 80h ⁽⁴⁾ | INDF | Addressing | this location | uses conte | ents of FSR to | address da | ta memory (n | ot a physica | l register) | 0000 0000 | 0000 0000 |
| 81h | OPTION_REG | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h ⁽⁴⁾ | PCL | Program Co | ounter's (PC |) Least Sigr | nificant Byte | | | | | 0000 0000 | 0000 0000 |
| 83h ⁽⁴⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 84h ⁽⁴⁾ | FSR | Indirect Dat | direct Data Memory Address Pointer | | | | | | | | uuuu uuuu |
| 85h | TRISA | _ | I | PORTA Da | ta Direction F | Register | | | | 11 1111 | 11 1111 |
| 86h | TRISB | PORTB Da | ta Direction | Register | | | | | | 1111 1111 | 1111 1111 |
| 87h | TRISC | PORTC Da | ORTC Data Direction Register | | | | | | | | 1111 1111 |
| 88h ⁽⁵⁾ | TRISD | PORTD Da | ORTD Data Direction Register | | | | | | | | 1111 1111 |
| 89h ⁽⁵⁾ | TRISE | IBF OBF IBOV PSPMODE — PORTE Data Direction Bits | | | | | | | Bits | 0000 -111 | 0000 -111 |
| 8Ah ^(1,4) | PCLATH | _ | I | I | Write Buffer | for the uppe | r 5 bits of the | Program Co | ounter | 0 0000 | 0 0000 |
| 8Bh ⁽⁴⁾ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 8Ch | PIE1 | PSPIE ⁽³⁾ | ADIE | RCIE | TXIE | _ | CCP1IE | TMR2IE | TMR1IE | 0000 -000 | 0000 -000 |
| 8Dh | PIE2 | _ | I | I | EEIE | _ | _ | _ | _ | 0 | 0 |
| 8Eh | PCON | _ | I | I | _ | _ | _ | POR | BOR | qq | uu |
| 8Fh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 90h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 91h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 92h | PR2 | Timer2 Per | iod Register | | | | | | | 1111 1111 | 1111 1111 |
| 93h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 94h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 95h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 96h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 97h | _ | Unimpleme | nted | | | | | | | _ | _ |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | _ | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | Baud Rate | Generator R | egister | | | | | | 0000 0000 | 0000 0000 |
| 9Ah | _ | Unimpleme | nted | | | | | | | _ | _ |
| 9Bh | _ | Unimpleme | nted | | | | | | | _ | _ |
| 9Ch | _ | Unimpleme | nted | | | | | | | | |
| 9Dh | _ | — Unimplemented | | | | | | | | | _ |
| 9Eh | ADRESL | A/D Result | Register Lov | w Byte | | | | | | xxxx xxxx | uuuu uuuu |
| 9Fh | ADCON1 | ADFM | _ | _ | _ | PCFG3 | PCFG2 | PCFG1 | PCFG0 | 0 0000 | 0 0000 |

Legend: x = unknown, u = unchanged, q = value depends on condition, -= unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

- Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.
 - $\begin{tabular}{ll} \bf 2: & Other \ (non \ Power-up) \ Resets \ include \ external \ RESET \ through \ \overline{MCLR} \ and \ Watchdog \ Timer \ Reset. \end{tabular}$
 - 3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.
 - 4: These registers can be addressed from any bank.
 - 5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

2.2.2.6 PIE2 Register

The PIE2 register contains the individual enable bit for the EEPROM write operation interrupt.

REGISTER 2-6: PIE2 REGISTER (ADDRESS: 8Dh)

| U-0 | U-0 | U-0 | R/W-0 | U-0 | U-0 | U-0 | U-0 |
|-------|-----|-----|-------|-----|-----|-----|-------|
| _ | _ | _ | EEIE | _ | _ | | _ |
| bit 7 | | • | | • | | • | bit 0 |

bit 7-5 Unimplemented: Read as '0'

bit 4 **EEIE**: EEPROM Write Operation Interrupt Enable bit

1 = Enable EE write interrupt0 = Disable EE write interrupt

bit 3-0 Unimplemented: Read as '0'

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown


4.3 PORTC and the TRISC Register

PORTC is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

PORTC is multiplexed with several peripheral functions (Table 4-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as the destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

FIGURE 4-5: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and Vss.
 - 2: Port/Peripheral Select signal selects between port data and peripheral output.
 - **3:** Peripheral OE (Output Enable) is only activated if Peripheral Select is active.

TABLE 4-5: PORTC FUNCTIONS

| Name | Bit# | Buffer Type | Function |
|-----------------|------|-------------|--|
| RC0/T1OSO/T1CKI | bit0 | ST | Input/output port pin or Timer1 oscillator output/Timer1 clock input. |
| RC1/T1OSI | bit1 | ST | Input/output port pin or Timer1 oscillator input. |
| RC2/CCP1 | bit2 | ST | Input/output port pin or Capture1 input/Compare1 output/PWM1 output. |
| RC3 | bit3 | ST | Input/output port pin. |
| RC4 | bit4 | ST | Input/output port pin. |
| RC5 | bit5 | ST | Input/output port pin. |
| RC6/TX/CK | bit6 | ST | Input/output port pin or USART Asynchronous Transmit or Synchronous Clock. |
| RC7/RX/DT | bit7 | ST | Input/output port pin or USART Asynchronous Receive or Synchronous Data. |

Legend: ST = Schmitt Trigger input

TABLE 4-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other RESETS |
|---------|-------------------------------------|-------|-------|-------|-------|-------|-------|-------|-----------|-----------------------|---------------------------|
| 07h | PORTC | RC7 | RC6 | RC5 | RC4 | RC3 | RC2 | RC1 | RC0 | xxxx xxxx | uuuu uuuu |
| 87h | TRISC PORTC Data Direction Register | | | | | | | | 1111 1111 | 1111 1111 | |

Legend: x = unknown, u = unchanged

5.2 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

5.3 Prescaler

There is only one prescaler available, which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. A prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa. This prescaler is not readable or writable (see Figure 5-1).

The PSA and PS2:PS0 bits (OPTION_REG<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF1, MOVWF1, BSF1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.

Note: Writing to TMR0 when the prescaler is assigned to Timer0, will clear the prescaler count, but will not change the prescaler assignment.

REGISTER 5-1: OPTION_REG REGISTER

| R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 | R/W-1 |
|-------|--------|-------|-------|-------|-------|-------|-------|
| RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 RBPU
bit 6 INTEDG

bit 5 TOCS: TMR0 Clock Source Select bit

1 = Transition on T0CKI pin

0 = Internal instruction cycle clock (CLKO)

bit 4 T0SE: TMR0 Source Edge Select bit

1 = Increment on high-to-low transition on TOCKI pin 0 = Increment on low-to-high transition on TOCKI pin

bit 3 **PSA**: Prescaler Assignment bit

1 = Prescaler is assigned to the WDT

0 = Prescaler is assigned to the Timer0 module

bit 2-0 PS2:PS0: Prescaler Rate Select bits

| Bit Value | TMR0 Rate | WDT Rate |
|-----------|-----------|----------|
| 000 | 1:2 | 1:1 |
| 001 | 1:4 | 1:2 |
| 010 | 1:8 | 1:4 |
| 011 | 1:16 | 1:8 |
| 100 | 1:32 | 1:16 |
| 101 | 1:64 | 1:32 |
| 110 | 1:128 | 1:64 |
| 111 | 1:256 | 1:128 |

To avoid an unintended device RESET, the instruction sequence shown in the PIC[®] Mid-Range MCU Family Reference Manual (DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

Note:

7.0 TIMER2 MODULE

Timer2 is an 8-bit timer with a prescaler and a postscaler. It can be used as the PWM time base for the PWM mode of the CCP module(s). The TMR2 register is readable and writable, and is cleared on any device RESET.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4, or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.


The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF (PIR1<1>)).

Timer2 can be shut-off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

Register 7-1 shows the Timer2 control register.

Additional information on timer modules is available in the $PIC^{\textcircled{\tiny{B}}}$ Mid-Range MCU Family Reference Manual (DS33023).

FIGURE 7-1: TIMER2 BLOCK DIAGRAM



REGISTER 7-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

| U-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|---------|---------|---------|---------|--------|---------|---------|
| _ | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 |
| bit 7 | | | | | | | bit 0 |

bit 7 **Unimplemented:** Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale 0010 = 1:3 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on 0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as '0'

n = Value at POR

'1' = Bit is set

'0' = Bit is cleared x = Bit is unknown

REGISTER 9-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R-0 | R-0 | R-x |
|-------|-------|-------|-------|-------|------|------|------|
| SPEN | RX9 | SREN | CREN | ADDEN | FERR | OERR | RX9D |

bit 7 bit 0

bit 7 SPEN: Serial Port Enable bit

1 = Serial port enabled (configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

bit 6 RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception0 = Selects 8-bit reception

bit 5 SREN: Single Receive Enable bit

Asynchronous mode:

Don't care

Synchronous mode - master:

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - slave:

Don't care

bit 4 CREN: Continuous Receive Enable bit

Asynchronous mode:

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode:

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3 ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

1 = Enables address detection, enables interrupt and load of the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit

bit 2 FERR: Framing Error bit

1 = Framing error (can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1 **OERR**: Overrun Error bit

1 = Overrun error (can be cleared by clearing bit CREN)

0 = No overrun error

bit 0 RX9D: 9th bit of Received Data (can be parity bit, but must be calculated by user firmware)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

- n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

TABLE 9-3: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

| BAUD | Fosc = 20 MHz | | | F | osc = 16 N | lHz | Fosc = 10 MHz | | |
|-------------|---------------|------------|-----------------------------|---------|------------|-----------------------------|---------------|------------|-----------------------------|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) |
| 0.3 | - | - | - | - | - | - | - | - | - |
| 1.2 | 1.221 | 1.75 | 255 | 1.202 | 0.17 | 207 | 1.202 | 0.17 | 129 |
| 2.4 | 2.404 | 0.17 | 129 | 2.404 | 0.17 | 103 | 2.404 | 0.17 | 64 |
| 9.6 | 9.766 | 1.73 | 31 | 9.615 | 0.16 | 25 | 9.766 | 1.73 | 15 |
| 19.2 | 19.531 | 1.72 | 15 | 19.231 | 0.16 | 12 | 19.531 | 1.72 | 7 |
| 28.8 | 31.250 | 8.51 | 9 | 27.778 | 3.55 | 8 | 31.250 | 8.51 | 4 |
| 33.6 | 34.722 | 3.34 | 8 | 35.714 | 6.29 | 6 | 31.250 | 6.99 | 4 |
| 57.6 | 62.500 | 8.51 | 4 | 62.500 | 8.51 | 3 | 52.083 | 9.58 | 2 |
| HIGH | 1.221 | - | 255 | 0.977 | - | 255 | 0.610 | - | 255 |
| LOW | 312.500 | - | 0 | 250.000 | - | 0 | 156.250 | - | 0 |

| BAUD | | Fosc = 4 M | Hz | Fosc = 3.6864 MHz | | | |
|-------------|--------|------------|-----------------------------|-------------------|------------|-----------------------------|--|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | |
| 0.3 | 0.300 | 0 | 207 | 0.3 | 0 | 191 | |
| 1.2 | 1.202 | 0.17 | 51 | 1.2 | 0 | 47 | |
| 2.4 | 2.404 | 0.17 | 25 | 2.4 | 0 | 23 | |
| 9.6 | 8.929 | 6.99 | 6 | 9.6 | 0 | 5 | |
| 19.2 | 20.833 | 8.51 | 2 | 19.2 | 0 | 2 | |
| 28.8 | 31.250 | 8.51 | 1 | 28.8 | 0 | 1 | |
| 33.6 | - | - | - | - | - | - | |
| 57.6 | 62.500 | 8.51 | 0 | 57.6 | 0 | 0 | |
| HIGH | 0.244 | - | 255 | 0.225 | - | 255 | |
| LOW | 62.500 | - | 0 | 57.6 | - | 0 | |

TABLE 9-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

| BAUD | Fosc = 20 MHz | | F | Fosc = 16 MHz | | Fosc = 10 MHz | | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|---------|------------|-----------------------------|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) |
| 0.3 | - | - | - | - | - | - | - | - | - |
| 1.2 | - | - | - | - | - | - | - | - | - |
| 2.4 | - | - | - | - | - | - | 2.441 | 1.71 | 255 |
| 9.6 | 9.615 | 0.16 | 129 | 9.615 | 0.16 | 103 | 9.615 | 0.16 | 64 |
| 19.2 | 19.231 | 0.16 | 64 | 19.231 | 0.16 | 51 | 19.531 | 1.72 | 31 |
| 28.8 | 29.070 | 0.94 | 42 | 29.412 | 2.13 | 33 | 28.409 | 1.36 | 21 |
| 33.6 | 33.784 | 0.55 | 36 | 33.333 | 0.79 | 29 | 32.895 | 2.10 | 18 |
| 57.6 | 59.524 | 3.34 | 20 | 58.824 | 2.13 | 16 | 56.818 | 1.36 | 10 |
| HIGH | 4.883 | - | 255 | 3.906 | - | 255 | 2.441 | - | 255 |
| LOW | 1250.000 | - | 0 | 1000.000 | | 0 | 625.000 | - | 0 |

| BAUD | Fosc = 4 MHz | | | Fosc = 3.6864 MHz | | |
|-------------|--------------|------------|-----------------------------|-------------------|------------|-----------------------------|
| RATE (K) | KBAUD | % ERROR | SPBRG value (decimal) | KBAUD | % ERROR | SPBRG value (decimal) |
| 0.3 | - | - | - | - | - | - |
| 1.2 | 1.202 | 0.17 | 207 | 1.2 | 0 | 191 |
| 2.4 | 2.404 | 0.17 | 103 | 2.4 | 0 | 95 |
| 9.6 | 9.615 | 0.16 | 25 | 9.6 | 0 | 23 |
| 19.2 | 19.231 | 0.16 | 12 | 19.2 | 0 | 11 |
| 28.8 | 27.798 | 3.55 | 8 | 28.8 | 0 | 7 |
| 33.6 | 35.714 | 6.29 | 6 | 32.9 | 2.04 | 6 |
| 57.6 | 62.500 | 8.51 | 3 | 57.6 | 0 | 3 |
| HIGH | 0.977 | - | 255 | 0.9 | - | 255 |
| LOW | 250.000 | - | 0 | 230.4 | - | 0 |

9.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-to-zero (NRZ) format (one START bit, eight or nine data bits, and one STOP bit). The most common data format is 8-bits. An on-chip, dedicated, 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

9.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 9-1. The heart of the transmitter is the Transmit (Serial) Shift register (TSR). The Shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be


enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory, so it is not available to the user.
 - 2: Flag bit TXIF is set when enable bit TXEN is set. TXIF is cleared by loading TXREG.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 9-2). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally, when transmission is first started, the TSR register is empty. At that point, transfer to the TXREG register will result in an immediate transfer to TSR, resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 9-3). Clearing enable bit TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. As a result, the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit may be loaded in the TSR register.

FIGURE 9-1: USART TRANSMIT BLOCK DIAGRAM



11.2 Oscillator Configurations

11.2.1 OSCILLATOR TYPES


The PIC16F870/871 can be operated in four different Oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power CrystalXT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

11.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKI and OSC2/CLKO pins to establish oscillation (Figure 11-1). The PIC16F870/871 oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in XT, LP or HS modes, the device can have an external clock source to drive the OSC1/CLKI pin (Figure 11-2).

FIGURE 11-1: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



- **Note 1:** See Table 11-1 and Table 11-2 for recommended values of C1 and C2.
 - A series resistor (R_s) may be required for AT strip cut crystals.
 - 3: RF varies with the crystal chosen.

FIGURE 11-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 11-1: CERAMIC RESONATORS

| Ranges Tested: | | | | | | | |
|----------------|--|---|---|--|--|--|--|
| Mode | Freq. | OSC1 | OSC2 | | | | |
| XT | 455 kHz 2.0 MHz 4.0 MHz | 68 - 100 pF 15 - 68 pF 15 - 68 pF | 68 - 100 pF 15 - 68 pF 15 - 68 pF | | | | |
| HS | 8.0 MHz 16.0 MHz | 10 - 68 pF 10 - 22 pF | 10 - 68 pF 10 - 22 pF | | | | |
| These va | These values are for design guidance only. | | | | | | |

These values are for design guidance only. See notes following Table 11-2.

| Resonators Used: | | | | | | | |
|---|------------------------|--------|--|--|--|--|--|
| 455 kHz | Panasonic EFO-A455K04B | ± 0.3% | | | | | |
| 2.0 MHz | Murata Erie CSA2.00MG | ± 0.5% | | | | | |
| 4.0 MHz | Murata Erie CSA4.00MG | ± 0.5% | | | | | |
| 8.0 MHz | Murata Erie CSA8.00MT | ± 0.5% | | | | | |
| 16.0 MHz Murata Erie CSA16.00MX ± 0.5% | | | | | | | |
| All resonators used did not have built-in capacitors. | | | | | | | |

TABLE 11-4: STATUS BITS AND THEIR SIGNIFICANCE

| POR | BOR | то | PD | | |
|-----|-----|----|----|---|--|
| 0 | х | 1 | 1 | Power-on Reset | |
| 0 | х | 0 | х | Illegal, TO is set on POR | |
| 0 | х | х | 0 | Illegal, PD is set on POR | |
| 1 | 0 | 1 | 1 | Brown-out Reset | |
| 1 | 1 | 0 | 1 | WDT Reset | |
| 1 | 1 | 0 | 0 | WDT Wake-up | |
| 1 | 1 | u | u | MCLR Reset during normal operation | |
| 1 | 1 | 1 | 0 | MCLR Reset during SLEEP or interrupt wake-up from SLEEP | |

Legend: x = don't care, u = unchanged

TABLE 11-5: RESET CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|--------------------|------------------|
| Power-on Reset | 000h | 0001 1xxx | 0x |
| MCLR Reset during normal operation | 000h | 000u uuuu | uu |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | uu |
| WDT Reset | 000h | 0000 luuu | uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | uu |
| Brown-out Reset | 000h | 0001 1uuu | u0 |
| Interrupt wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS

| .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | THE PROPERTY OF THE PROPERTY O | | | | | | |
|---|--|-----------|---------------|----------------------|------------------------------------|--------------------------|---------------------------------|
| Register | Devices | | Register Devi | | Power-on Reset, Brown-out Reset | MCLR Resets WDT Reset | Wake-up via WDT or Interrupt |
| W | PIC16F870 | PIC16F871 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| INDF | PIC16F870 | PIC16F871 | N/A | N/A | N/A | | |
| TMR0 | PIC16F870 | PIC16F871 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PCL | PIC16F870 | PIC16F871 | 0000h | 0000h | PC + 1 ⁽²⁾ | | |
| STATUS | PIC16F870 | PIC16F871 | 0001 1xxx | 000q quuu (3) | uuuq quuu(3) | | |
| FSR | PIC16F870 | PIC16F871 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PORTA | PIC16F870 | PIC16F871 | 0x 0000 | 0u 0000 | uu uuuu | | |
| PORTB | PIC16F870 | PIC16F871 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PORTC | PIC16F870 | PIC16F871 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PORTD | PIC16F870 | PIC16F871 | xxxx xxxx | uuuu uuuu | uuuu uuuu | | |
| PORTE | PIC16F870 | PIC16F871 | xxx | uuu | uuu | | |
| PCLATH | PIC16F870 | PIC16F871 | 0 0000 | 0 0000 | u uuuu | | |
| INTCON | PIC16F870 | PIC16F871 | 0000 000x | 0000 000u | uuuu uuuu(1) | | |

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

- 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 3: See Table 11-5 for RESET value for specific condition.

11.17 In-Circuit Serial Programming

PIC16F870/871 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware, or a custom firmware to be programmed.

When using ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect, both from an onstate to off-state. For all other cases of ICSP, the part may be programmed at the normal operating voltages. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

For complete details of serial programming, please refer to the EEPROM Memory Programming Specification for the PIC16F87X (DS39025).

11.18 Low Voltage ICSP Programming

The LVP bit of the configuration word enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP, using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB3/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR pin. To enter Programming mode, VDD must be applied to the RB3/PGM pin, provided the LVP bit is set. The LVP bit defaults to on ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in Low Voltage ICSP mode, the RB3 pin can no longer be used as a general purpose I/O pin.
 - 3: When using low voltage ICSP programming (LVP) and the pull-ups on PORTB are enabled, bit 3 in the TRISB register must be cleared to disable the pull-up on RB3 and ensure the proper operation of the device.
 - 4: RB3 should not be allowed to float if LVP is enabled. An external pull-down device should be used to default the device to normal Operating mode. If RB3 floats high, the PIC16F870/871 devices will enter Programming mode.
 - 5: LVP mode is enabled by default on all devices shipped from Microchip. It can be disabled by clearing the LVP bit in the CONFIG register.
 - Disabling LVP will provide maximum compatibility to other PIC16CXXX devices.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB3/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR. The LVP bit can only be charged when using high voltage on MCLR.

It should be noted, that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied at 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means calibration values, unique user IDs, or user code can be reprogrammed or added.

13.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

13.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PIC microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature onboard LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

13.22 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC® microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB® IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC® Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

13.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.


13.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.


- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- · Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA[®] development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

FIGURE 15-3: TYPICAL IDD vs. FOSC OVER VDD (XT MODE)







NOTES:

INDEX

| A | Timer1 |
|---|---------------------------|
| A/D79 | Timer2 |
| Acquisition Requirements82 | USART A |
| ADCON0 Register79 | USART A |
| ADCON1 Register79 | USART T |
| ADIF Bit80 | Watchdoo |
| ADRESH Register79 | BOR. See Brog BRGH Bit |
| ADRESL Register79 | |
| Analog Port Pins41, 42 | Brown-out Res |
| Associated Registers and Bits85 | BOR Stat |
| Calculating Acquisition Time82 | С |
| Configuring Analog Port Pins83 | C Compilers |
| Configuring the Interrupt81 | MPLAB C |
| Configuring the Module81 | MPLAB C |
| Conversion Clock83 | MPLAB C |
| Conversions 84 | Capture/Comp |
| Delays 82 | Associate |
| Effects of a RESET85 | Capi |
| GO/DONE Bit80 | PWN |
| Internal Sampling Switch (Rss) Impedance82 | Capture N |
| Operation During SLEEP85 | CCF |
| Result Registers84 | Pres |
| Source Impedance | CCP Time |
| Time Delays | Compare |
| Absolute Maximum Ratings | Spec |
| ADCONO Register | Compare |
| ADDON1 Register | Softv |
| ADRESH Registers | Spec |
| ADRESL Register | PWM Mo |
| Analog-to-Digital Converter. See A/D. Application Notes | Duty |
| AN552 (Implementing Wake-up on Key Stroke) 35 | Exar |
| AN556 (Implementing wake-up on Key Stroke)24 | PWN |
| Assembler | Setu |
| MPASM Assembler111 | Special E |
| Asynchronous Reception | CCP. See Cap |
| Associated Registers69 | CCP1CON Re |
| Asynchronous Reception (9-bit Mode) | CCP1M0 Bit |
| Associated Registers71 | CCP1M1 Bit |
| _ | CCP1M2 Bit |
| В | CCP1M3 Bit |
| Banking, Data Memory11 | CCP1X Bit |
| Baud Rate Generator (BRG) | CCP1Y Bit |
| Associated Registers63 | CCPR1H Regi |
| Block Diagrams | Code Example |
| A/D81 | Changing |
| Analog Input Model 82 | EEPROM |
| Capture Mode Operation56 | EEPROM |
| Compare Mode Operation57 | FLASH P |
| Interrupt Logic | FLASH P |
| On-Chip RESET Circuit91 | Indirect A |
| PIC16F870 | Initializing |
| PIC16F871 | Saving S |
| PORTC (Peripheral Output Override) | in R |
| PORTD (In I/O Port Mode) | Code Protecte |
| PORTD and PORTE (Parallel Slave Port)42 | Data EEF |
| PORTE (In I/O Port Mode)39 | Code Protection |
| PWM Mode58 RA3:RA0 and RA5 Pins33 | Computed GO |
| RA3:RA0 and RA5 PINS | Configuration I |
| RB3:RB0 Pins | Configuration \ |
| RB7:RB4 Pins | Conversion Co |
| Timer0/WDT Prescaler | |
| | |

| Timer2 | 50 |
|--|--|
| 1 1111012 | 53 |
| USART Asynchronous Receive | 68 |
| USART Asynchronous Receive (9-bit Mode) | 70 |
| USART Transmit | |
| Watchdog Timer | |
| · · · · · · · · · · · · · · · · · · · | 99 |
| BOR. See Brown-out Reset. | |
| BRGH Bit | |
| Brown-out Reset (BOR) 87, 91, 92 | 2, 93 |
| BOR Status (BOR Bit) | 23 |
| (, , | |
| | |
| Compilere | |
| Compilers | |
| MPLAB C17 | |
| MPLAB C18 | 112 |
| MPLAB C30 | 112 |
| Capture/Compare/PWM (CCP) | 55 |
| Associated Registers | |
| | E 0 |
| Capture, Compare and Timer1 | |
| PWM and Timer2 | |
| Capture Mode | 56 |
| CCP1IF | 56 |
| Prescaler | . 56 |
| CCP Timer Resources | |
| | 55 |
| Compare | |
| Special Trigger Output of CCP1 | |
| Compare Mode | 57 |
| Software Interrupt Mode | 57 |
| Special Event Trigger | |
| PWM Mode | |
| | |
| Duty Cycle | 58 |
| Example Frequencies/Resolutions (table) | |
| PWM Period | 58 |
| Setup for PWM Operation | 59 |
| | |
| Special Event Trigger and A/D Conversions | |
| Special Event Trigger and A/D Conversions | |
| CCP. See Capture/Compare/PWM. | 57 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 |
| CCP. See Capture/Compare/PWM. CCP1CON RegisterCCP1M0 Bit | 57 13 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 |
| CCP. See Capture/Compare/PWM. CCP1CON RegisterCCP1M0 BitCCP1M1 BitCCP1M1 Bit | 57 13 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON RegisterCCP1M0 BitCCP1M1 BitCCP1M1 BitCCP1M2 BitCCP1M2 BitCCP1M2 BitCCP1M2 Bit | 57 13 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 3, 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 55 55 52 50 50 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 55 55 52 50 50 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 55 29 29 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 55 29 29 30 31 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 50 29 30 31 24 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 50 29 30 31 24 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 50 29 29 30 31 24 33 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 50 29 29 30 31 24 33 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 56 29 30 31 24 33 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 56 29 30 31 24 33 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 55 29 30 31 24 33 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 55 55 29 30 31 24 33 98 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 29 30 24 33 98 101 24 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 56 29 30 31 24 33 98 31 98 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 29 30 31 24 33 98 31 98 |
| CCP. See Capture/Compare/PWM. CCP1CON Register | 57 13 55 55 55 55 55 55 55 29 30 31 24 33 98 31 98 |

| Interrupts, Enable Bits | P | |
|--|--------------------------------------|------------|
| Global Interrupt Enable (GIE Bit)18, 96 | Packaging | 1/10 |
| Interrupt-on-Change (RB7:RB4) Enable | Marking Information | |
| (RBIE Bit)18, 97 | Parallel Slave Port (PSP) | |
| Peripheral Interrupt Enable (PEIE Bit)18 | Associated Registers | |
| RB0/INT Enable (INTE Bit)18 | RE0/RD/AN5 Pin | |
| TMR0 Overflow Enable (TolE Bit)18 | | |
| Interrupts, Flag Bits | RE1/WR/AN6 Pin | |
| Interrupt-on-Change (RB7:RB4) | RE2/CS/AN7 Pin | |
| Flag (RBIF Bit) | Select (PSPMODE Bit) | |
| RB0/INT Flag (INTF Bit) | PCL Register | |
| TMR0 Overflow Flag (T0IF Bit) | PCLATH Register | |
| TWING Overliow Flag (TOIF Bit)97 | PCON Register | |
| L | BOR Bit | |
| Loading of PC24 | POR Bit | 23 |
| | PICkit 1 FLASH Starter Kit | 115 |
| Low Voltage In-Circuit Serial Programming87, 102 | PICSTART Plus Development Programmer | 113 |
| M | PIE1 Register | |
| | PIE2 Register | |
| Master Clear (MCLR) | Pinout Descriptions | , |
| MCLR Reset, Normal Operation91, 93 | PIC16F870 | 7 |
| MCLR Reset, SLEEP91, 93 | PIC16F871 | |
| MCLR/VPP/THV Pin | PIR1 Register | |
| Memory Organization | • | |
| Data Memory11 | PIR2 Register | |
| Program Memory11 | POP | 22 |
| Migration from High-End to Enhanced Devices | POR. See Power-on Reset. | |
| Migration from Mid-Range to Enhanced Devices 158 | PORTA | |
| MPLAB ASM30 Assembler, Linker, Librarian 112 | Associated Registers | |
| MPLAB ICD 2 In-Circuit Debugger113 | PORTA Register | |
| MPLAB ICE 2000 High Performance Universal | RA0/AN0 Pin | 7, 8 |
| In-Circuit Emulator | RA1/AN1 Pin | |
| MPLAB ICE 4000 High Performance Universal | RA2/AN2/VREF- Pin | 7 |
| In-Circuit Emulator113 | RA2/AN2/VREF- Pin | 8 |
| | RA3/AN3/VREF+ Pin | 7 |
| MPLAB Integrated Development | RA3/AN3/VREF+ Pin | 8 |
| Environment Software | RA4/T0CKI Pin | |
| MPLINK Object Linker/MPLIB Object Librarian112 | RA5/AN4 Pin | |
| 0 | TRISA Register | |
| | PORTA Register | |
| OPCODE Field Descriptions | PORTB | |
| OPTION | PORTB Register | |
| OPTION Register15 | Pull-up Enable (RBPU Bit) | |
| OPTION_REG Register14, 17 | RB0/INT Edge Select (INTEDG Bit) | |
| INTEDG Bit17 | RB0/INT Pin | |
| <u>PSA B</u> it17 | | |
| RBPU Bit17 | RB0/INT Pin, External | |
| T0CS Bit17 | RB1 Pin | |
| T0SE Bit17 | RB2 Pin | |
| OSC1/CLKI Pin | RB3/PGM Pin | |
| OSC2/CLKO Pin | RB4 Pin | |
| Oscillator Configuration87 | RB5 Pin | |
| HS89, 92 | RB6/PGC Pin | |
| LP | RB7/PGD Pin | 7, 8 |
| RC | RB7:RB4 Interrupt-on-Change | 97 |
| XT | RB7:RB4 Interrupt-on-Change | |
| Oscillator, WDT | Enable (RBIE Bit) | 18, 97 |
| | RB7:RB4 Interrupt-on-Change | , - |
| Oscillators | Flag (RBIF Bit) | 18, 35, 97 |
| Capacitor Selection | TRISB Register | |
| Crystal and Ceramic Resonators89 | PORTB Register | |
| RC90 | . CIVID IVOGIOVOI | |

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

| TO: RE: | Technical Publications Manager Reader Response | Total Pages Sent |
|------------|---|---------------------------------------|
| From: | Name | |
| | Company | |
| | Address | |
| | City / State / ZIP / Country | |
| | Telephone: () | FAX: (|
| Applic | cation (optional): | |
| Would | you like a reply?YN | |
| Devic | e: PIC16F870/871 | Literature Number: DS30569C |
| Quest | ions: | |
| 1. W | hat are the best features of this document? | |
| | | |
| 2. H | ow does this document meet your hardware and softw | vare development needs? |
| _ | | |
| 3. D | o you find the organization of this document easy to fo | ollow? If not, why? |
| | | |
| 4 \\ | /hat additions to the document do you think would enh | nance the structure and subject? |
| ·· •• | That dedictions to the describent delyes think would on | and discourse and subject. |
| _ | | |
| 5. W | hat deletions from the document could be made with | out affecting the overall usefulness? |
| _ | | |
| 6. Is | there any incorrect or misleading information (what a | nd where)? |
| _ | | |
| 7. H | ow would you improve this document? | |
| _ | | |
| | | |