



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	3.5КВ (2К х 14)
Program Memory Type	FLASH
EEPROM Size	64 x 8
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f871-i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 DEVICE OVERVIEW

This document contains device specific information. Additional information may be found in the PICmicro<sup>™</sup> Mid-Range MCU Family Reference Manual (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules. There are two devices (PIC16F870 and PIC16F871) covered by this data sheet. The PIC16F870 device comes in a 28-pin package and the PIC16F871 device comes in a 40-pin package. The 28-pin device does not have a Parallel Slave Port implemented.

The following two figures are device block diagrams sorted by pin number: 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.



FIGURE 1-1: PIC16F870 BLOCK DIAGRAM

### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The Special Function Registers can be classified into two sets: core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in the peripheral feature section.

TABLE 2-1:SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS <sup>(2)</sup>
Bank 0											
00h <sup>(4)</sup>	INDF	Addressing	this location	uses conte	ents of FSR to	o address dat	ta memory (n	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 Mod	dule's Regist	er						xxxx xxxx	uuuu uuuu
02h <sup>(4)</sup>	PCL	Program Co	ounter's (PC		0000 0000	0000 0000					
03h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(4)</sup>	FSR	Indirect Dat	ta Memory A	ddress Poir	nter					xxxx xxxx	uuuu uuuu
05h	PORTA	_		PORTA Da	ita Latch whe	n written: PC	RTA pins wh	en read		0x 0000	0u 0000
06h	PORTB	PORTB Da	ta Latch whe	en written: F	ORTB pins v	vhen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	en written: F	PORTC pins v	when read				xxxx xxxx	uuuu uuuu
08h <sup>(5)</sup>	PORTD	PORTD Da	ta Latch whe	en written: F	PORTD pins v	when read				xxxx xxxx	uuuu uuuu
09h <sup>(5)</sup>	PORTE	—	-	-	—	—	RE2	RE1	RE0	xxx	uuu
0Ah <sup>(1,4)</sup>	PCLATH	—	_	_	Write Buffer	for the uppe	r 5 bits of the	Program Co	ounter	0 0000	0 0000
0Bh <b>(4)</b>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	0000 -000	0000 -000
0Dh	PIR2	—	—	—	EEIF	—	—	_		0	0
0Eh	TMR1L	Holding Re	gister for the	Least Sign	ificant Byte o	f the 16-bit T	MR1 Registe	r		xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding Re	gister for the	Most Signi	ficant Byte of	the 16-bit TM	VR1 Register	-		xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 Mod	dule's Regist	er						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	-	Unimpleme	nted							—	_
14h	—	Unimpleme	nted							-	—
15h	CCPR1L	Capture/Co	mpare/PWN	1 Register1	(LSB)					XXXX XXXX	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWN	1 Register1	(MSB)	T	T	I		XXXX XXXX	uuuu uuuu
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tra	insmit Data I	Register						0000 0000	0000 0000
1Ah	RCREG	USART Receive Data Register								0000 0000	0000 0000
1Bh	—	Unimplemented								_	_
1Ch	—	Unimplemented								—	—
1Dh	-	Unimplemented									—
1Eh	ADRESH	A/D Result	Register Hig	h Byte						XXXX XXXX	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

**Note 1:** The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non Power-up) Resets include external RESET through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices; always maintain these bits clear.

4: These registers can be addressed from any bank.

5: PORTD, PORTE, TRISD and TRISE are not physically implemented on the 28-pin devices, read as '0'.

#### 2.2.2.4 **PIE1** Register

The PIE1 register contains the individual enable bits for the peripheral interrupts.

Note:	Bit PEIE (INTCON<6>) must be set to
	enable any peripheral interrupt.

REGISTER 2-4:	PIE1 REG	ISTER (AD	DRESS:	8Ch)									
	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0					
	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE		CCP1IE	TMR2IE	TMR1IE					
	bit 7 bit C												
bit 7	PSPIE <sup>(1)</sup> : Parallel Slave Port Read/Write Interrupt Enable bit												
	<ul> <li>1 = Enables the PSP read/write interrupt</li> <li>0 = Disables the PSP read/write interrupt</li> </ul>												
bit 6	ADIE: A/D	Converter I	nterrupt Ena	able bit									
	1 = Enable 0 = Disable	s the A/D co es the A/D c	onverter inte onverter int	errupt errupt									
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit									
	1 = Enables the USART receive interrupt												
	0 = Disable	es the USAF	RI receive i	nterrupt									
bit 4	TXIE: USA	RT Transmi	t Interrupt E	nable bit									
	1 = Enable 0 = Disable	s the USAR es the USAF	T transmit i RT transmit	nterrupt interrupt									
bit 3	Unimplem	ented: Rea	d as '0'										
bit 2	CCP1IE: C	CP1 Interru	pt Enable b	oit									
	1 = Enable	s the CCP1	interrupt										
	0 = Disable	es the CCP1	interrupt										
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enabl	e bit								
	1 = Enables the TMR2 to PR2 match interrupt												
	0 = Disable	es the IMR2	2 to PR2 ma	atch interrup	ot								
bit 0	TMR1IE: ⊤	MR1 Overfl	ow Interrup	t Enable bit									
	1 = Enable	s the TMR1	overflow in	iterrupt									
		es the TMR	overnow li	nerrupt									

Note 1: PSPIE is reserved on the PIC16F870; always maintain this bit clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

### 3.10 FLASH Program Memory Write Protection

The configuration word contains a bit that write protects the FLASH program memory, called WRT. This bit can only be accessed when programming the PIC16F870/871 devices via ICSP. Once write protection is enabled, only an erase of the entire device will disable it. When enabled, write protection prevents any writes to FLASH program memory. Write protection does not affect program memory reads.

Configuration Bits		Bits	Momeny Leastion	Internal	Internal		ICSP Write	
CP1	CP0	WRT		Read	Write	ICSP Read	ICSP Write	
0	0	x	All program memory	Yes	No	No	No	
0	1	0	Unprotected areas	Yes	No	Yes	No	
0	1	0	Protected areas	Yes	No	No	No	
0	1	1	Unprotected areas	Yes	Yes	Yes	No	
0	1	1	Protected areas	Yes	No	No	No	
1	0	0	Unprotected areas	Yes	No	Yes	No	
1	0	0	Protected areas	Yes	No	No	No	
1	0	1	Unprotected areas	Yes	Yes	Yes	No	
1	0	1	Protected areas	Yes	No	No	No	
1	1	0	All program memory	Yes	No	Yes	Yes	
1	1	1	All program memory	Yes	Yes	Yes	Yes	

### TABLE 3-1: READ/WRITE STATE OF INTERNAL FLASH PROGRAM MEMORY

#### TABLE 3-2: REGISTERS ASSOCIATED WITH DATA EEPROM/PROGRAM FLASH

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Dh	EEADR	EEPROM	Address	Register	, Low Byte	e				xxxx xxxx	uuuu uuuu
10Fh	EEADRH	_			EEPRON	1 Address,	High Byte	1		xxxx xxxx	uuuu uuuu
10Ch	EEDATA	EEPROM	Data Re	gister, Lo	w Byte					xxxx xxxx	uuuu uuuu
10Eh	EEDATH		_	EEPRON	/I Data Re	gister, Hig	h Byte			xxxx xxxx	uuuu uuuu
18Ch	EECON1	EEPGD			— — WRERR WREN WR RD					x x000	x u000
18Dh	EECON2	EEPROM	Control	Register2	! (not a ph	ysical regis	ster)			_	

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during FLASH/EEPROM access.

Note 1: These bits are reserved; always maintain these bits clear.

### 6.7 Resetting of Timer1 Register Pair (TMR1H, TMR1L)

TMR1H and TMR1L registers are not reset to 00h on a POR, or any other RESET, except by the CCP1 special event trigger.

T1CON register is reset to 00h on a Power-on Reset, or a Brown-out Reset, which shuts off the timer and leaves a 1:1 prescale. In all other RESETS, the register is unaffected.

### 6.8 Timer1 Prescaler

The prescaler counter is cleared on writes to the TMR1H or TMR1L registers.

### TABLE 6-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,	e on: BOR	Valu all c RES	e on other ETS
0Bh,8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	_	CCP1IF	TMR2IF	TMR1IF	0000	-000	0000	-000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000	-000	0000	-000
0Eh	TMR1L	Holding R	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx	uuuu	uuuu
0Fh	TMR1H	Holding R	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

### 8.3 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- Driven high
- Driven low
- · Remains unchanged

The action on the pin is based on the value of control bits, CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

### FIGURE 8-2: COMPARE MODE OPERATION BLOCK DIAGRAM



### 8.3.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note:	Clearing the CCP1CON register will force									
	the RC2/CCP1 compare output latch to									
	the default low level. This is not the									
	PORTC I/O data latch.									

### 8.3.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode, or Synchronized Counter mode, if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

### 8.3.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen, the CCP1 pin is not affected. The CCPIF bit is set, causing a CCP interrupt (if enabled).

### 8.3.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair, and starts an A/D conversion (if A/D module is enabled). This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

**Note:** The special event trigger from the CCP1 module will not set interrupt flag bit TMR1IF (PIR1<0>).

When setting up an Asynchronous Reception, follow these steps:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 9.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit RCIE.
- 4. If 9-bit reception is desired, then set bit RX9.
- 5. Enable the reception by setting bit CREN.

- Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE is set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- 10. If using interrupts, ensure that GIE and PEIE (bits 7 and 6) of the INTCON register are set.

IADLE 3												
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other RESETS	
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	R0IF	0000 000x	0000 000u	
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	—	CCP1IF	TMR2IF	TMR1IF	-000 0000	-000 0000	
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	x00- 0000	0000 -00x	
1Ah	RCREG	USART R	Receive Reg	gister						0000 0000	0000 0000	
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	_	CCP1IE	TMR2IE	TMR1IE	0000 -000	0000 -000	
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010	
99h	SPBRG	Baud Rat	e Generato	r Register						0000 0000	0000 0000	

 TABLE 9-6:
 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

Note 1: Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.

# 10.0 ANALOG-TO-DIGITAL (A/D) CONVERTER MODULE

The Analog-to-Digital (A/D) Converter module has five inputs for the 28-pin devices and eight for the other devices.

The analog input charges a sample and hold capacitor. The output of the sample and hold capacitor is the input into the converter. The converter then generates a digital result of this analog level via successive approximation. The A/D conversion of the analog input signal results in a corresponding 10-bit digital number. The A/D module has high and low voltage reference input that is software selectable to some combination of VDD, VSS, RA2, or RA3.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Register 10-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 10-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RA3 can also be the voltage reference), or as digital I/O.

Additional information on using the A/D module can be found in the  $PIC^{®}$  Mid-Range MCU Family Reference Manual (DS33023).

### REGISTER 10-1: ADCON0 REGISTER (ADDRESS: 1Fh)

R 10-1:	ADCONU	REGISTER	(ADDRES	5:1FN)										
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0						
	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON						
	bit 7	•						bit 0						
bit 7-6	<b>ADCS1:A</b> 00 = Fosc,	D <b>CS0</b> : A/D C /2	onversion C	lock Select	bits									
	01 = FOSC/ 10 = FOSC/ 11 = FRC (	'8 /32 clock derivec	I from the in	ternal A/D n	nodule RC c	oscillator)								
bit 5-3	CHS2:CHS	CHS2:CHS0: Analog Channel Select bits												
	000 = Cha 010 = Cha 011 = Cha 100 = Cha 101 = Cha 110 = Cha 111 = Cha	nnel 0, (RA0 nnel 2, (RA2 nnel 3, (RA3 nnel 4, (RA5 nnel 5, (RE0 nnel 6, (RE1 nnel 7, (RE2	/AN0) /AN2) /AN3) /AN4) /AN5) <sup>(1)</sup> /AN6) <sup>(1)</sup> /AN7) <sup>(1)</sup>											
bit 2	<b>GO/DONE:</b> A/D Conversion Status bit If ADON = 1: 1 = A/D conversion in progress (setting this bit starts the A/D conversion)													
	<ul> <li>a = A/D conversion not in progress (this bit is automatically cleared by hardware when the A/D conversion is complete)</li> </ul>													
bit 1	Unimplemented: Read as '0'													
bit 0	ADON: A/D On bit													
	1 = A/D co 0 = A/D co	<ul> <li>1 = A/D converter module is operating</li> <li>0 = A/D converter module is shut-off and consumes no operating current</li> </ul>												
	<b>Note 1:</b> These channels are not available on the PIC16F870 device.													
	Legend:													
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented bit	t, read as '	0'						

'1' = Bit is set

'0' = Bit is cleared

n = Value at POR

x = Bit is unknown

NOTES:

Register	Dev	ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt							
PIR1	PIC16F870	PIC16F871	r000 -000	r000 -000	ruuu -uuu <b>(1)</b>							
	PIC16F870	PIC16F871	0000 -000	0000 -000	uuuu -uuu <b>(1)</b>							
PIR2	PIC16F870	PIC16F871			(1)							
TMR1L	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	นนนน นนนน							
TMR1H	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	սսսս սսսս							
T1CON	PIC16F870	PIC16F871	00 0000	uu uuuu	uu uuuu							
TMR2	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu							
T2CON	PIC16F870	PIC16F871	-000 0000	-000 0000	-uuu uuuu							
CCPR1L	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu							
CCPR1H	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu							
CCP1CON	PIC16F870	PIC16F871	00 0000	00 0000	uu uuuu							
RCSTA	PIC16F870	PIC16F871	0000 000x	0000 000x	uuuu uuuu							
TXREG	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu							
RCREG	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu							
ADRESH	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu							
ADCON0	PIC16F870	PIC16F871	0000 00-0	0000 00-0	uuuu uu-u							
OPTION_REG	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu							
TRISA	PIC16F870	PIC16F871	11 1111	11 1111	uu uuuu							
TRISB	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu							
TRISC	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu							
TRISD	PIC16F870	PIC16F871	1111 1111	1111 1111	uuuu uuuu							
TRISE	PIC16F870	PIC16F871	0000 -111	0000 -111	uuuu -uuu							
PIE1	PIC16F870	PIC16F871	r000 -000	r000 -000	ruuu -uuu							
	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu							
PIE2	PIC16F870	PIC16F871	0	0	u							
PCON	PIC16F870	PIC16F871	dd	uu	uu							
PR2	PIC16F870	PIC16F871	1111 1111	1111 1111	1111 1111							
TXSTA	PIC16F870	PIC16F871	0000 -010	0000 -010	uuuu -uuu							
SPBRG	PIC16F870	PIC16F871	0000 0000	0000 0000	uuuu uuuu							
ADRESL	PIC16F870	PIC16F871	xxxx xxxx	uuuu uuuu	uuuu uuuu							
ADCON1	PIC16F870	PIC16F871	0 0000	0 0000	u uuuu							
EEDATA	PIC16F870	PIC16F871	0 0000	0 0000	u uuuu							
EEADR	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu							
EEDATH	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	นนนน นนนน							
EEADRH	PIC16F870	PIC16F871	XXXX XXXX	uuuu uuuu	uuuu uuuu							
EECON1	PIC16F870	PIC16F871	x x000	u u000	u uuuu							
EECON2	PIC16F870	PIC16F871										

# TABLE 11-6: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition, r = reserved, maintain clear

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

3: See Table 11-5 for RESET value for specific condition.



#### SLOW RISE TIME (MCLR TIED TO VDD) **FIGURE 11-8:**

### 11.10 Interrupts

The PIC16F870/871 family has up to 14 sources of interrupt. The Interrupt Control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note:	Individual	interrupt		flag	bits	are	set,
	regardless	of the		sta	atus	of	their
	correspond	ling ma	ask	bit, or	the C	GIE b	it.

A global interrupt enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set, regardless of the status of the GIE bit. The GIE bit is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.

The RB0/INT pin interrupt, the RB port change interrupt, and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers, PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers, PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register, INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit, PEIE bit, or GIE bit.

SWAPF	Swap Nibbles in f
Syntax:	[ <i>label</i> ] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed in register 'f'.

XORWF	Exclusive OR W with f
Syntax:	[label] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[label] XORLW k
Operands:	$0 \leq k \leq 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

### 13.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

### 13.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PIC microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 13.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the FLASH PIC MCUs and can be used to develop for these and other PIC microcontrollers. The MPLAB ICD 2 utilizes the incircuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, singlestepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

### 13.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PIC devices without a PC connection. It can also set code protection in this mode.

### 13.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PIC devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.





### 14.1 DC Characteristics: PIC16F870/871 (Industrial, Extended) PIC16LF870/871 (Commercial, Industrial)

PIC16LF870/871 (Commercial, Industrial)			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C $\leq$ TA $\leq$ +85°C for Industrial 0°C $\leq$ TA $\leq$ +70°C for Commercial					
PIC16F870/871 (Industrial, Extended)			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions	
	Vdd	Supply Voltage						
D001		PIC16LF870/871	2.0	_	5.5	V	All configurations. See Figure 14-2 for details.	
D001 D001A		PIC16F870/871	4.0 Vbor*	_	5.5 5.5	V V	All configurations. BOR enabled, FMAX = 14 MHz <b>(Note 7)</b> , -40°C to +85°C	
			VBOR	_	5.5	V	BOR enabled, FMAX = 10 MHz <b>(Note 7)</b> , -40°C to +125°C	
D002*	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5	—	V		
D003	Vpor	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	_	V	See section on Power-on Reset for details	
D004*	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	See section on Power-on Reset for details	
D005	VBOR	Brown-out Reset Voltage	3.7	4.0	4.35	V	BOREN bit in configuration word enabled	

These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- **Note 1:** This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active Operation mode are:
      - <u>OSC1</u> = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
  - **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .
  - **5:** Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.
  - 7: When BOR is enabled, the device will operate correctly until the VBOR voltage trip point is reached.



















FIGURE 15-21: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO 125°C)





© 2000-2013 Microchip Technology Inc.

## APPENDIX E: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18CXXX Migration." This Application Note is available as Literature Number DS00726.

PORTC7, 8
Associated Registers
PORTC Register
RC0/T1OSO/T1CKI Pin7.8
RC1/T1OSI Pin 7.8
RC2/CCP1 Pin 7.8
RC2/CCI 11 III
RC4 Pin
RC5 Pin7, 8
RC6/TX/CK Pin7, 8, 62
RC7/RX/DT Pin
TRISC Register
PORTC Register
PORTD 9.42
Associated Registers 38
Associated Negisters
PORID Register
RD0/PSP0 Pin9
RD1/PSP1 Pin9
RD2/PSP2 Pin9
RD3/PSP3 Pin9
RD4/PSP4 Pin 9
RD5/PSP5 Pin Q
RD0/P3P0 PIII
RD7/PSP7 Pin
TRISD Register
PORTD Register13
PORTE9
Analog Port Pins 41, 42
Associated Registers
Input Buffer Full Status (IBE Bit) 40
Input Buffer Overflow (IBO)/ Bit)
Output Builer Overnow (IBOV Bit)
PORTE Register
PORTE Register
PORTE Register
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42
PORTE Register
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Portecelar, WDT         14
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         12
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)         17
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.         17
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin.         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin.         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         17           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.           Power-on Reset (POR)         87, 91, 92, 93
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin.         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin.         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         17           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.           Power-on Reset (POR)         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92
PORTE Register
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.         17           Power-on Reset (POR)         87, 91, 92, 93         0scillator Start-up Timer (OST)         87, 91, 92, 93           POR Status (POR Bit)         23         Power Control (PCON) Register         92
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.         17           Power-on Reset (POR)         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 91, 92, 93           Power Control (PCON) Register         23           Power-down (PD Bit)         91
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.         79           Port Status (POR Bit)         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92           POR Status (POR Bit)         23           Power-down (PD Bit)         91           Power-up Timer (DWPT)         87, 92
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92           POR Status (POR Bit)         23           Power Control (PCON) Register         92           Power-up Timer (PWRT)         87, 92           Power-up Timer (PWRT)         87, 92
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92           POR Status (POR Bit)         23           Power Control (PCON) Register         92           Power-down (PD Bit)         91           Power-up Timer (PWRT)         87, 92           Time-out (TO Bit)         91
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin.         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin.         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         17           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.           Power-on Reset (POR)         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92           POR Status (POR Bit)         23           Power Control (PCON) Register         92           Power-down (PD Bit)         91           Power-up Timer (PWRT)         87, 92           Time-out (TO Bit)         91
PORTE Register
PORTE Register
PORTE Register
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.           Power-on Reset (POR)         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92           POR Status (POR Bit)         23           Power Control (PCON) Register         92           Power-up Timer (PWRT)         87, 92           Time-out (TO Bit)         91           Poxer-up Timer (PWRT)         87, 92           Time-out (TO Bit)         15           PR2 Register         14, 53           Prescaler, Timer0         Assignment (PSA Bit)         17           PRO MATE II Universal Device Programmer         113           Product Identification System         169           Program Counter         169
PORTE Register         39           PSP Mode Select (PSPMODE Bit)         38, 39, 40, 42           RE0/RD/AN5 Pin.         9, 41, 42           RE1/WR/AN6 Pin         9, 41, 42           RE2/CS/AN7 Pin         9, 41, 42           TRISE Register         39           PORTE Register         39           PORTE Register         13           Postscaler, WDT         Assignment (PSA Bit)           Assignment (PSA Bit)         17           Power-down Mode. See SLEEP.           Power-on Reset (POR)         87, 91, 92, 93           Oscillator Start-up Timer (OST)         87, 92           POR Status (POR Bit)         23           Power Control (PCON) Register         92           Power-down (PD Bit)         91           Power-up Timer (PWRT)         87, 92           Time-out (TO Bit)         91           PR2 Register         14, 53           Prescaler, Timer0         Assignment (PSA Bit)         17           PRO MATE II Universal Device Programmer         113           Product Identification System         169           Program Counter         262
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin.       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin.       9, 41, 42         TRISE Register       39         PORTE Register       13         Postscaler, WDT       13         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.       17         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-down (PD Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       45         Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin.       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin.       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       13         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power-down (PD Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)         Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Counter       82         RESET Conditions       93         Program Memory       11
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin.       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin.       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       13         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POW Control (PCON) Register       92         Power-down (PD Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Counter       93         Program Memory       11         Interrupt Vector       11
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Counter       RESET Conditions       93         Progra
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-down (PD Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Counter       RESET Conditions       93         Program Memory       11       11         Interrupt Vector       11       11
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Counter       93         RESET Conditions       93         Program Memory       11         Interrupt Vector       11         Map and Stack       11 <tr< td=""></tr<>
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-down (PD Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2 Register       14, 53         Prescaler, Timer0       15         Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Memory       11         Interrupt Vector       11         Map and Stack       11         Paging       24         RESET Vector<
PORTE Register       39         PSP Mode Select (PSPMODE Bit)       38, 39, 40, 42         RE0/RD/AN5 Pin       9, 41, 42         RE1/WR/AN6 Pin       9, 41, 42         RE2/CS/AN7 Pin       9, 41, 42         TRISE Register       39         PORTE Register       39         PORTE Register       13         Postscaler, WDT       Assignment (PSA Bit)         Assignment (PSA Bit)       17         Power-down Mode. See SLEEP.         Power-on Reset (POR)       87, 91, 92, 93         Oscillator Start-up Timer (OST)       87, 92         POR Status (POR Bit)       23         Power Control (PCON) Register       92         Power-down (PD Bit)       91         Power-up Timer (PWRT)       87, 92         Time-out (TO Bit)       91         PR2       15         PR2 Register       14, 53         Prescaler, Timer0       Assignment (PSA Bit)       17         PRO MATE II Universal Device Programmer       113         Product Identification System       169         Program Memory       11         Interrupt Vector       11         Map and Stack       11         Paging       24

Pulse Width Modulation.		
See Capture/Compare/PWM, PWM Mode.		
PUSH		24
R		
RAM. See Data Memory.		
RCREG Register		13
RCSTA Register		13
ADDEN Bit		62
CREN Bit		62
FERR Bit		62
OERR Bit		62
RX9 Bit		62
RX9D Bit		62
SPEN Bit	. 61,	62
SREN Bit		62
Register File		11
Register File Map		12
Registers		
ADCON0 (A/D Control 0)		79
ADCON1 (A/D Control 1)		80
CCP1CON (CCP Control 1)		55
EECON1 (EEPROM Control 1)		28
INTCON		18
OPTION_REG	. 17,	46
PCON (Power Control)		23
PIE1 (Peripheral Interrupt Enable 1)		19
PIE2 (Peripheral Interrupt Enable 2)		21
PIR1 (Peripheral Interrupt Request Flag 1)		20
PIR2 (Peripheral Interrupt Request Flag 2)		22
RCSTA (Receive Status and Control)		62
STATUS		16
T1CON (Timer1 Control)		49
T2CON (Timer 2 Control)	•••••	53
	•••••	40
IXSIA (Iransmit Status and Control)		61
	. 87,	91
MCLR Reset. See MCLR.		~~
RESET Conditions for All Registers	•••••	93
RESET Conditions for PCON Register	•••••	93
RESET Conditions for Program Counter	•••••	93
RESET Conditions for STATUS Register	•••••	93
Reset (ROP) See Brown out Poset (ROP)		`
Down-out Reset (DOR). See Down-out Reset (DOR)	אַטיּג	<i>)</i> .
WDT Reset See Watchdog Timer (WDT)	JR).	
Revision History	1	57
1.0 VISION 1 IISLOLY	1	57

# S

SCI. See USART Serial Communication Interface. See USART.	
SLEEP	87, 91, 100
Software Simulator (MPLAB SIM)	112
Software Simulator (MPLAB SIM30)	112
SPBRG	
SPBRG Register	
Special Features of the CPU	87
Special Function Registers	13
Special Function Register Summary	
Speed, Operating	1
SSPADD Register	
SSPSTAT Register	
Stack	
Overflows	
Underflow	