

Welcome to **E-XFL.COM**

Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	28750
Number of Logic Elements/Cells	115000
Total RAM Bits	7987200
Number of I/O	942
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1704-BCBGA, FCBGA
Supplier Device Package	1704-CFCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga115e-5fc1704c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Table 2-6. Input/Output/Tristate Gearing Resource Rules

	Inj	out/Output Lo	Tri-State/Bidi		
PIO	x1	x2 x4		x1	x2/x4
Α	?	?	?	?	N/A
В	?	No I/O Logic	No I/O Logic	?	N/A
С	?	?	No I/O Logic	?	N/A
D	?	No I/O Logic	No I/O Logic	?	N/A

Note: Pin can still be used without I/O logic.


Control Logic Block

The control logic block allows the modification of control signals selected by the routing before they are used in the PIO. It can optionally invert all signals passing through it except the Global Set/Reset. Global Set/Reset can be enabled or disabled. It can route either the edge clock or the clock to the high-speed clock nets. The clock provided to the PIO by routing is used as the slow-speed clocks. In addition this block contains delays that can be inserted in the clock nets to enable Lattice's unique cycle boosting capability.

Update Block

The update block is used to generate the POS update and NEG update signals used by the DDR/Shift register blocks within the PIO. Note the update block is only required in shift modes. This is required in order to do the high speed to low speed handoff. One of these update signals is also selected and output from the PIC as the signal UPDATE. It consists of a shift chain that operates off either the high-speed input or output clock. The values of each register in the chain are set or reset depending on the desired mode of operation. The set/reset signal is generated from either the edge reset ELSR or the local reset LSR. These signals are optionally inverted by the Control Logic Block and provided to the update block as ELSRUP and LSRUP. The Lattice design tools automatically configure and connect the update block when one of the DDR or shift register primitives is used.

Figure 2-25. Update Block



PURESPEED I/O Buffer


Each I/O is associated with a flexible buffer referred to as PURESPEED I/O buffer. These buffers are arranged around the periphery of the device in seven groups referred to as Banks. The PURESPEED I/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL. The availability of programmable on-chip termination for both input and output use, further enhances the utility of these buffers.

Table 2-9. Supported Input Standards

Input Standard	V _{REF} (Nom.)	V _{CCIO} ¹ (Nom.)	On-chip Termination
Single Ended Interfaces	•		
LVTTL33 ³	_	3.3	None
LVCMOS 33, 25, 18, 15, 12 ³	_	3.3/2.5/1.8/1.5/1.2	None
PCI33, PCIX33, AGP1X33 ³	_	3.3	None
PCIX15	0.75	1.5 ²	None / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
AGP2X33	1.32	_	None
HSTL18_I, II	0.9	1.8 ²	None / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
HSTL18_III, IV	1.08	1.8 ²	None / V _{CCIO} : 50
HSTL15_I, II	0.75	1.5 ²	None / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
HSTL15_III, IV	0.9	1.5 ²	None / V _{CCIO} : 50
SSTL33_I, II	1.5	3.3	None
SSTL25_I, II	1.25	2.5 ²	None / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
SSTL18_I, II	0.9	1.8 ²	None / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
GTL+, GTL	1.0 / 0.8	1.5 / 1.2 ²	None / V _{CCIO} : 50
Differential Interfaces			
SSTL18D_I, II	_	1.8 ²	None / Diff: 120, 150, 220, 420/ Diff to V _{CMT} : 120, 150, 220, 420 / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
SSTL25D_I, II	_	2.5 ²	None / Diff: 120, 150, 220, 420/ Diff to V _{CMT} : 120, 150, 220, 420 / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
SSTL33D_I, II	_	3.3	None
HSTL15D_I, II	_	1.5²	None / Diff: 120, 150, 220, 420/ Diff to V _{CMT} : 120, 150, 220, 420 / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
HSTL18D_I, II	_	1.8 ²	None / Diff: 120, 150, 220, 420/ Diff to V _{CMT} : 120, 150, 220, 420 / V _{CCIO} / 2: 50, 60/ V _{TT} : 60, 75, 120, 210
LVDS	_	_	None / Diff: 120, 150, 220, 240/ Diff to V _{CMT} : 120, 150, 220, 240
Mini-LVDS	_	_	None / Diff: 120, 150 / Diff to V _{CMT} : 120, 150
BLVDS25	_	_	None
MLVDS25	_	_	None
RSDS	_	_	None / Diff: 120, 150, 220, 240/ Diff to V _{CMT} : 120, 150, 220, 240
LVPECL33	_	≤2.5	None / Diff: 120, 150, 220, 240/ Diff to V _{CMT} : 120, 150, 220, 240

When not specified V_{CCIO} can be set anywhere in the valid operating range.
 V_{CCIO} needed for on-chip termination to V_{CCIO}/2 or V_{CCIO} only. V_{CCIO} is not specified for off-chip termination or V_{TT} termination.
 All ratioed input buffers and dedicated pin input buffers include hysteresis with a typical value of 50mV.

Figure 2-31. LatticeSC System Bus Interfaces



Several interfaces exist between the System Bus and other FPGA elements. The MPI interface acts as a bridge between the external microprocessor bus and System Bus. The MPI may work in an independent clock domain from the System Bus if the System Bus clock is not sourced from the external microprocessor clock. Pipelined operation allows high-speed memory interface to the EBR and peripheral access without the requirement for additional cycles on the bus. Burst transfers allow optimal use of the memory interface by giving advance information of the nature of the transfers.

Details for the majority of the peripherals can be found in the associated technical documentation, see details at the end of this data sheet. Additional details of the MPI are provided below.

Microprocessor Interface (MPI)

The LatticeSC family devices have a dedicated synchronous MPI function block. The MPI is programmable to operate with PowerPC/PowerQUICC MPC860/MPC8260 series microprocessors. The MPI implements an 8-, 16-, or 32-bit interface with 1-bit, 2-bit, or 4-bit parity to the host processor (PowerPC) that can be used for configuration and read-back of the FPGA as well as for user-defined data processing and general monitoring of FPGA functions.

The control portion of the MPI is available following power-up of the FPGA if the mode pins specify MPI mode, even if the FPGA is not yet configured. The width of the data port is selectable among 8-, 16-, or 32-bit and the parity bus can be 1-, 2-, or 4-bit. In configuration mode the data and parity bus width are related to the state of the M[0:3] mode pins. For post-configuration use, the MPI must be included in the configuration bit stream by using an MPI library element in your design from the ispLEVER primitive library, or by setting the bit of the MPI configuration control register prior to the start of configuration. The user can also enable and disable the parity bus through the configuration bit stream. These pads can be used as general I/O when they are not needed for MPI use.

The MPI block also provides the capability to interface directly to the FPGA fabric with a databus after configuration. The bus protocol is still handled by the MPI block but the direct FPGA access allows high-speed block data transfers such as DMA transactions. Figure 2-32 shows one of the ways a PowerPC is connected to MPI.

Density Shifting

The LatticeSC family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

Switching Characteristics

All devices are 100% functionally tested. Listed below are representative values of internal and external timing parameters. For more specific, more precise, and worst-case guaranteed data at a particular temperature and voltage, use the values reported by the static timing analyzer in the ispLEVER design tool from Lattice and back-annotate to the simulation net list.



LatticeSC/M Family Data Sheet Pinout Information

January 2008 Data Sheet DS1004

Signal Descriptions

Signal Name	I/O	Description
General Purpose		•
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PIC row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column Number*]_[A/B/C/D]	I/O	[A/B/C/D] indicates the PIO within the PIC to which the pad is connected.
		Some of these user programmable pins are shared with special function pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.
		During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
VREF1_x, VREF2_x	_	The reference supply pins for I/O bank x. Any I/O pin in a bank can be assigned as a reference supply pin, but software defaults use designated pin.
NC	_	No connect. NC pins should not be connected to any active signals, VCC or GND.
Non-SERDES Power Supplies		
VCCIOx	_	VCCIO - The power supply pins for I/O bank x. Dedicated pins.
VCC12 ¹	_	1.2V supply for configuration logic, PLLs and SERDES Rx, Tx and PLL. All VCC12 pins must be connected. As VCC12 supplies power for analog circuitry, VCC12 should be quiet and isolated from noisy digital board supplies.
VTT_x	_	Termination voltage for bank x. When VTT termination is not required, or used to provide the common mode termination voltage (VCMT), these pins can be left unconnected on the device. VCMT function is not used in the bank. If the internal or external VCMT function for differential input termination is used, the VTT pins should be unconnected and allowed to float.
GND	_	GND - Ground. Dedicated pins. All grounds must be electrically connected at the board level.
VCC	_	VCC - The power supply pins for core logic. Dedicated pins (1.2V/ 1.0V).
VCCAUX	_	VCCAUX - Auxiliary power supply pin - powers all differential and referenced input buffers. Dedicated pins (2.5V).
VCCJ		VCCJ - The power supply pin for JTAG Test Access Port.
PROBE_VCC	_	VCC signal - Connected to internal VCC node. Can be used for feed-back to control an external board power converter. Can be unconnected if not used.

© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Signal Descriptions (Cont.)

Signal Name	I/O	Description		
RESETN		Reset. (Also sent to general routing). During configuration it resets the configuration state machine. After configuration this pin can perform the global set/reset (GSR) functions or can be used as a general input pin.		
CFGIRQN	0	MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI corfiguration error. It can be connected to one of MPC860 IRQ pins.		
TSALLN	I	Tristates all I/O.		
Configuration Pads (User I/O if not used.	Used duri	ng sysCONFIG.)		
		High During Configuration is output high until configuration is complete. It is used as a control output, indicating that configuration is not complete.		
HDC/SI	0	For SPI modes, this pin is used to download the read command and initial read address into the Flash memory device on the falling edge of SCK. This pin will be connected to SI of the memory. If the SPI mode is used, the 8-bit instruction code 0x03 will be downloaded followed by a 24-bit starting address of 0x000000 or a non-zero stat address for partial reconfiguration. If the SPIX mode has been selected, the 8-bit instruction captured on D[7:0] at power-up will be shifted in and followed by a 32-bit starting address of 0x000000.		
		Low During Configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not complete.		
LDCN/SCS	0	For SPI modes, this is an active low chip select for Flash memories. It will go active after INITN goes high but before SCK begins. During power up LDCN will be low. Once INITN goes high, LDCN will go high for 100ns-200ns after which time it will go back low and configuration can begin. During the 100ns-200ns period, the read instruction will be latched for SPIX mode.		
DOUT	0	Serial data output that can drive the D0/DIN of daisy-chained slave devices. The data-stream from this output will propagate preamble bits of the bitstream to daisy-chained devices. Data out on DOUT changes on the rising edge of CCLK.		
QOUT/CEON	0	During daisy-chaining configuration, QOUT is the serial data output that can drive the D0/DIN of daisy-chained slave devices that do not propagate preamble bits. Data out on QOUT changes on the rising edge of CCLK.		
		During parallel-chaining configuration, active low CEON enables the cascaded slave device to receive bitstream data.		
RDN	I	Used in the asynchronous peripheral configuration mode. A low on RDN changes D[7:3] into status outputs. WRN and RDN should not be used simultaneously. If they are, the write strobe overrides.		
WRN	I	When the FPGA is selected, a low on the write strobe, WRN, loads the data on D[7:0] inputs into an internal data buffer.		
CS0N CS1	I	Used in the asynchronous peripheral, slave parallel and MPI modes. The FPGA is selected when CS0N is low and CS1 is high. During configuration, a pull-up is enabled on both except with MPI DMA access control.		
A[21:0]	I/O	In master parallel mode, A[21:0] is an output and will address the configuration EPROMs up to 4 MB space. For MPI configuration mode, A[17:0] will be the MPI address MPI_ADDR[31:14], A[19:18] will be the transfer size and A[21:20] will be the burst mode and burst in process.		

Signal Descriptions (Cont.)

Signal Name	I/O	Description
RESP_[ULC/URC]	_	Calibration resistor to be placed between this pin and either ground or RESPN_[ULC/URC]. RESPN_[ULC/URC] is available on select packages. If available, connection of calibration resistor between RESP_[ULC/URC] and RESPN_[ULC/URC] takes precedence over connection of calibration resistor between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm.
RESPN_[ULC/URC]	_	Available on selected packages. If available, calibration resistor should be placed between RESP_[ULC/URC] and RESPN_[ULC/URC] instead of between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm.
[A:D]_VDDIBx_[L/R]	_	Input buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device.
[A:D]_VDDOBx_[L/R]	_	Output buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device.
[A:D]_VDDAX25_[L/R]	_	Auxiliary power for input and output termination (2.5V) on left [L] or right [R] side of device.

^{1.} The ispLEVER software tools may specify VDDRX, VDDTX, VDDP and VCCL pins. These pins should be considered VCC12 pins. Note: Signals listed as Signal A / Signal B define the same physical pin that is used for different functions based on configuration mode.

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1, 2} (Cont.)

	LFSC/M15					LFSC/M25
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AF4	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D
AE5	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D
AG3	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C
AH2	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C
AD6	PB4C	5		PB4C	5	
AJ2	PB5A	5		PB5A	5	
AK2	PB5B	5		PB5B	5	
AD7	PB5C	5		PB5C	5	
AD8	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AH3	PB7A	5		PB11A	5	
AJ3	PB7B	5		PB11B	5	
AF9	PB7C	5		PB11C	5	
AE10	PB7D	5		PB11D	5	
AK3	PB8A	5		PB12A	5	
AJ4	PB8B	5		PB12B	5	
AE11	PB9A	5		PB13A	5	
AF10	PB9B	5		PB13B	5	
AK4	PB11A	5		PB16A	5	
AK5	PB11B	5		PB16B	5	
AH10	PB12A	5	PCLKT5_3	PB20A	5	PCLKT5_3
AH11	PB12B	5	PCLKC5_3	PB20B	5	PCLKC5_3
AF13	PB12C	5	PCLKT5_4	PB20C	5	PCLKT5_4
AE14	PB12D	5	PCLKC5_4	PB20D	5	PCLKC5_4
AK6	PB13A	5	PCLKT5_5	PB21A	5	PCLKT5_5
AK7	PB13B	5	PCLKC5_5	PB21B	5	PCLKC5_5
AF14	PB13C	5		PB21C	5	
AJ11	PB15A	5	PCLKT5_0	PB23A	5	PCLKT5_0
AJ12	PB15B	5	PCLKC5_0	PB23B	5	PCLKC5_0
AH13	PB15D	5	VREF2_5	PB23D	5	VREF2_5
AK8	PB16A	5	PCLKT5_1	PB24A	5	PCLKT5_1
AK9	PB16B	5	PCLKC5_1	PB24B	5	PCLKC5_1
AH14	PB17A	5	PCLKT5_2	PB25A	5	PCLKT5_2
AG14	PB17B	5	PCLKC5_2	PB25B	5	PCLKC5_2
AK10	PB19A	5		PB28A	5	
AK11	PB19B	5		PB28B	5	
AH15	PB20A	5		PB29A	5	
AG15	PB20B	5		PB29B	5	
AH12	PB21A	5		PB31A	5	
AJ13	PB21B	5		PB31B	5	
AD15	PB21C	5		PB31C	5	
AE15	PB21D	5		PB31D	5	
AK12	PB23A	5		PB32A	5	
AK13	PB23B	5		PB32B	5	
AJ14	PB24A	5		PB33A	5	
AJ15	PB24B	5		PB33B	5	

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1, 2} (Cont.)

	LFSC/M15			LFSC/M25		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AH20	NC	-		PB51D	4	
AK27	NC	-		NC	-	
AJ24	NC	-		NC	-	
AF17	NC	-		PB42C	4	
AH27	NC	-		PB61B	4	
AD23	NC	-		PB57A	4	
AE23	NC	-		PB57B	4	
AH24	NC	-		PB59A	4	
AH25	NC	-		PB59B	4	
AH26	NC	-		PB61A	4	
AF24	NC	-		PB63A	4	
AG24	NC	-		PB63B	4	
AG25	NC	-		PB64A	4	
AF25	NC	-		PB64B	4	
AG26	NC	-		PB65A	4	
AF27	NC	-		PB65B	4	
AD28	NC	-		PR56B	3	
AC27	NC	-		PR56A	3	
AE29	NC	-		PR53B	3	
AD29	NC	-		PR53A	3	
AB30	NC	-		NC	-	
AA28	NC	-		NC	-	
Y27	NC	-		PR47C	3	
W27	NC	-		PR47D	3	
V30	NC	-		PR47A	3	
W30	NC	-		PR47B	3	
W26	NC	-		PR43D	3	
V26	NC	-		PR43C	3	
U25	NC	-		PR42C	3	
T27	NC	-		PR40B	3	
R27	NC	-		PR40A	3	
V27	NC	-		PR39B	3	
U27	NC	-		PR39A	3	
U29	NC	-		PR36B	3	
T29	NC	-		PR36A	3	
T24	NC	-		PR35C	3	
Y25	NC	-		PR48C	3	
P24	NC	-		NC	-	
K28	NC	-		NC	-	
P23	NC	-		NC	-	
L28	NC	-		NC	-	
M27	NC	-		PR21B	2	
L27	NC	-		PR21A	2	
H27	NC	-		PR20B	2	
G27	NC	-		PR20A	2	

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1, 2} (Cont.)

D-II	LFSC/M25			LFSC/M40		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AB3	NC	-		PR58B	3	
AB4	NC	-		PR58A	3	
AG4	NC	-		PR57D	3	
AG3	NC	-		PR57C	3	
AA2	NC	-		PR57B	3	
AB2	NC	-		PR57A	3	
AA3	NC	-		PR56B	3	
AA4	NC	-		PR56A	3	
L5	NC	-		PR22D	2	
L6	NC	-		PR22C	2	
M2	NC	-		PR34B	2	
L2	NC	-		PR34A	2	
L3	NC	-		PR31B	2	
МЗ	NC	-		PR31A	2	
L4	NC	-		PR30B	2	
M4	NC	-		PR30A	2	
P7	NC	-		PR29D	2	
P8	NC	-		PR29C	2	
K1	NC	-		PR29B	2	
K2	NC	-		PR29A	2	
N6	NC	-		PR27D	2	
N7	NC	-		PR27C	2	
J2	NC	_		PR27B	2	
J1	NC	_		PR27A	2	
N5	NC	-		PR26D	2	
M5	NC	-		PR26C	2	
H3	NC	-		PR26B	2	
J3	NC	-		PR26A	2	
A5	VDDAX25_R	-		VDDAX25_R	-	
A28	VDDAX25_L	-		VDDAX25_L	-	
AJ25	NC	-		PB21A	5	
AK25	NC	_		PB21B	5	
AF20	NC	_		PB27C	5	
AG6	NC	_		PB62C	4	
AM7	NC	_		PB66A	4	
AL7	NC NC	_		PB66B	4	
AD13	NC NC	-		PB66C	4	
AC13	NC NC	-		PB66D	4	
AC13 AC20	NC NC	-		PB22C	5	
AD20	NC NC	-		PB22D	5	
AD20	NC NC	-		PB61A	4	
AM8	NC NC	-		PB61B	4	
AF13	NC NC	-		PB61C	4	
AE13	NC NC	-		PB61D	4	
E30	VCC12	-		VCC12	-	
E30 E29	VCC12 VCC12	-		VCC12	-	
E27	VCC12 VCC12			VCC12	-	
E27	VCC12 VCC12	-		VCC12	-	
	VCC12 VCC12	-			-	
E25		-		VCC12	-	
E24	VCC12	-		VCC12	-	i.

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1, 2} (Cont.)

Ball Wilson		LFSC/M40		LFSC/M80			
W25				Dual Function			Dual Function
U34						6	
V34							
V26							
W26			6			6	
V33			6			6	
W33			6			6	
V24 PL47C 6 PL60D 6 W24 PL47D 6 PL60D 6 W31 PL48A 6 PL63A 6 Y31 PL48B 6 PL63B 6 Y29 PL48C 6 PL63D 6 A329 PL48D 6 PL63D 6 A333 PL49B 6 PL65B 6 AA33 PL49B 6 PL65D 6 AA28 PL49C 6 PL65D 6 AA28 PL49D 6 PL76B 6 AA28 PL49D 6 PL76B 6 AA28 PL51D 6 PL76B 6 AA29 PL51B 6 PL76C 6 AB31 PL52A<			6			6	
W24 PL47D 6 PL60D 6 W31 PL48B 6 PL63B 6 Y29 PL48C 6 PL63B 6 Y29 PL48C 6 PL63C 6 AA29 PL48D 6 PL65D 6 AA29 PL49D 6 PL65G 6 AA33 PL49B 6 PL65G 6 AA28 PL49C 6 PL65G 6 AA28 PL49C 6 PL65G 6 AA28 PL49C 6 PL65C 6 AA28 PL49C 6 PL65C 6 AA28 PL49C 6 PL66C 6 AA22 PL51A 6 PL76B 6 AA26 PL51B 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL77C 6 AA31 PL52A 6 PL77B 6 PL77D <t< td=""><td></td><td></td><td>6</td><td></td><td></td><td>6</td><td></td></t<>			6			6	
W31			6			6	
Y31 PL48B 6 PL63C 6 A229 PL48C 6 PL63C 6 A329 PL48D 6 PL63D 6 Y33 PL49B 6 PL65A 6 AA33 PL49B 6 PL65B 6 AA28 PL49C 6 PL65C 6 AA28 PL49D 6 PL65D 6 AA28 PL49D 6 PL76C 6 AA28 PL51A 6 PL76B 6 AC32 PL51B 6 PL76B 6 AA26 PL51C 6 DIFFR_6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AA21 PL52A 6 PL77B 6 DIFFR_6 PL76D 6 AC31 PL52B 6 PL77C 6 AC3A PL77B 6 AC3A PL78A 6 AC3A PL	W24		6			6	
Y29 PL48C 6 PL63C 6 AA29 PL48D 6 PL63D 6 Y33 PL49A 6 PL65A 6 AA33 PL49C 6 PL65B 6 Y28 PL49C 6 PL65C 6 AA28 PL49D 6 PL65C 6 AB32 PL51A 6 PL76B 6 AC32 PL51B 6 PL76B 6 AA26 PL51C 6 DIFFR_6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AB31 PL52A 6 PL77B 6 DIFFR_6 DIFFR_6 Y24 PL52B 6 PL77B 6 DIFFR_6 PL77B 6 AB34 PL53A 6 PL77B 6 DIFFR_6 PL77B 6 DIFFR_6 PL77B 6 DIFFR_6 PL78A 6 DIFFR_6 PL7			6			6	
AA29			6			6	
Y33 PL49A 6 PL65B 6 AA33 PL49B 6 PL65C 6 Y28 PL49C 6 PL65C 6 AA28 PL49C 6 PL55D 6 AA28 PL49D 6 PL76C 6 AB32 PL51A 6 PL76B 6 AC32 PL51B 6 PL76C 6 AA26 PL51C 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AB31 PL52A 6 PL77A 6 DIFFR_6 PL77B 6 DIFFR_6 AC31 PL52B 6 PL77B 6 PL77C 6 AC34 PL52C 6 PL77D 6 AC34 PL53D 6 PL78B 6 PL78B 6 AC34 PL53B 6 PL78B 6 AC30 PL53D 6 PL78C 6 AC30 <	Y29		6		PL63C	6	
AA33 PL49B 6 PL65B 6 Y28 PL49C 6 PL65C 6 AA28 PL49D 6 PL65D 6 AB32 PL51A 6 PL76A 6 AC32 PL51B 6 PL76B 6 AA26 PL51C 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 AB31 PL52A 6 PL77A 6 DIFFR_6 AC31 PL52B 6 PL77B 6 PL77B 6 Y24 PL52C 6 PL77D 6 PL77B 6 AE34 PL53A 6 PL78A 6 PL78B 6 AE34 PL53B 6 PL78B 6 PL78B 6 AF34 PL53B 6 PL78D 6 PL78B 6 AB30 PL56B 6 PL80A 6 PL80A 6	AA29	PL48D	6		PL63D	6	
Y28 PL49C 6 PL65D 6 AA28 PL49D 6 PL65D 6 AB32 PL51A 6 PL76A 6 AC32 PL51B 6 PL76B 6 AA26 PL51C 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 AB31 PL52A 6 PL77A 6 AB31 PL52B 6 PL77B 6 AC31 PL52B 6 PL77C 6 AA24 PL52D 6 PL77D 6 AA24 PL52D 6 PL77D 6 AE34 PL53B 6 PL78B 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL80A 6 AB33 PL56A 6 PL80A 6 AD33 PL56C 6 PL80B 6 <td< td=""><td></td><td>PL49A</td><td>6</td><td></td><td>PL65A</td><td>6</td><td></td></td<>		PL49A	6		PL65A	6	
AA28 PL49D 6 PL65D 6 AB32 PL51A 6 PL76A 6 AC32 PL51B 6 PL76B 6 AA26 PL51C 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AB31 PL52A 6 PL77A 6 DIFFR_6 PL77B 6 AC31 PL52B 6 PL77B 6 DIFFR_6 PL77B 6 DIFFR_6 PL77B 6 DIFFR_6 PL7BD 6 DIFFR_6 PL7BD 6 DIFFR_6 DIFFR_6 PL7BD 6 DIFFR_6	AA33	PL49B	6		PL65B	6	
AB32 PL51A 6 PL76B 6 AC32 PL51B 6 PL76B 6 AA26 PL51C 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 AB31 PL52A 6 PL77A 6 A AC31 PL52B 6 PL77C 6 A AC31 PL52C 6 PL77D 6 A Y24 PL52C 6 PL77D 6 A AA24 PL52D 6 PL78A 6 AF34 PL53A 6 PL78B 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78C 6 AB33 PL56A 6 PL80A 6 AB33 PL56A 6 PL80A 6 AB33 PL56B 6 PL80B 6 AB33 PL56C 6 </td <td>Y28</td> <td>PL49C</td> <td>6</td> <td></td> <td>PL65C</td> <td>6</td> <td></td>	Y28	PL49C	6		PL65C	6	
AC32 PL51B 6 PL76B 6 AA26 PL51C 6 PL76C 6 AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AB31 PL52B 6 PL77A 6 ACCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	AA28	PL49D	6		PL65D	6	
AA26 PL51C 6 DIFFR_6 PL76C 6 DIFFR_6 AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AB31 PL52A 6 PL77A 6 PL77B 6 AC31 PL52B 6 PL77C 6 PL77C 6 A24 PL52D 6 PL77D 6 PL77D 6 AE34 PL53B 6 PL78A 6 PL78B 6 AF34 PL53B 6 PL78B 6 PL78C 6 AB30 PL53C 6 PL78B 6 PL78B 6 AC30 PL53D 6 PL80A 6 PL80A 6 AB33 PL56A 6 PL80B 6 PL80B 6 AB33 PL56B 6 PL80B 6 PL80C 6 AB33 PL56B 6 PL80B 6 PL81B 6 AF32	AB32	PL51A	6		PL76A	6	
AA27 PL51D 6 DIFFR_6 PL76D 6 DIFFR_6 AB31 PL52A 6 PL77A 6 AC31 PL52B 6 PL77B 6 Y24 PL52C 6 PL77C 6 AA24 PL52D 6 PL77D 6 AE34 PL53A 6 PL78B 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78B 6 AC30 PL53D 6 PL78D 6 AC30 PL56D 6 PL80A 6 AB33 PL56A 6 PL80B 6 AB33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE33 PL56D 6 PL81A 6 AF32 PL57A 6 PL81B 6 AA25 PL57C 6 PL81B 6 <	AC32	PL51B	6		PL76B	6	
AB31 PL52A 6 PL77A 6 AC31 PL52B 6 PL77B 6 Y24 PL52C 6 PL77C 6 AA24 PL52D 6 PL77D 6 AE34 PL53A 6 PL78B 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78C 6 AC30 PL53D 6 PL78D 6 AC33 PL56A 6 PL80A 6 AB33 PL56B 6 PL80B 6 AB33 PL56C 6 PL80C 6 AB30 PL56C 6 PL80C 6 AE30 PL56C 6 PL80C 6 AE32 PL57A 6 PL81B 6 AA25 PL57C 6 PL81B 6 AA25 PL57D 6 PL81D 6 AB27 PL	AA26	PL51C	6		PL76C	6	
AC31 PL52B 6 PL77B 6 Y24 PL52C 6 PL77C 6 AA24 PL52D 6 PL77D 6 AE34 PL53A 6 PL78A 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78B 6 AC30 PL53D 6 PL78D 6 AC30 PL53D 6 PL80A 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AB25 PL57D 6 PL81C 6 AB25 PL57D 6 PL81D 6 AB34 PL58B 6 PL82B 6 AB27 PL	AA27	PL51D	6	DIFFR_6	PL76D	6	DIFFR_6
Y24 PL52C 6 PL77C 6 AA24 PL52D 6 PL77D 6 AE34 PL53A 6 PL78A 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78C 6 AC30 PL53D 6 PL78D 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81B 6 AF32 PL57B 6 PL81B 6 AB25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL	AB31	PL52A	6		PL77A	6	
AA24 PL52D 6 PL77D 6 AE34 PL53A 6 PL78B 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78C 6 AC30 PL53D 6 PL78D 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58D 6 PL82C 6 AC27 P	AC31	PL52B	6		PL77B	6	
AE34 PL53A 6 PL78B 6 AF34 PL53B 6 PL78B 6 AB30 PL53C 6 PL78C 6 AC30 PL53D 6 PL78D 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL84A 6 AF33 P	Y24	PL52C	6		PL77C	6	
AF34 PL53B 6 PL78C 6 AB30 PL53C 6 PL78D 6 AC30 PL53D 6 PL78D 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL84A 6 AF33 PL60A 6 PL84B 6	AA24	PL52D	6		PL77D	6	
AB30 PL53C 6 PL78C 6 AC30 PL53D 6 PL78D 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84B 6	AE34	PL53A	6		PL78A	6	
AC30 PL53D 6 PL78D 6 AD33 PL56A 6 PL80A 6 AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84B 6 AG33 PL60B 6 PL84B 6	AF34	PL53B	6		PL78B	6	
AD33 PL56A 6 PL80A 6 PL80B 6 AD30 PL56C 6 PL80C 6 PL80D 6 AE32 PL57A 6 PL81B 6 PL81B 6 AA25 PL57C 6 PL81C 6 PL81C 6 AE35 PL57C 6 PL81C 6 AE35 PL57D 6 PL81D 6 AE35 PL57D 6 PL81D 6 AE36 PL58B 6 PL58B 6 PL82B 6 AK34 PL58B 6 PL58B 6 PL82B 6 AE37 PL58C 6 PL82C 6 AE37 PL58C 6 PL82C 6 AE37 PL58D 6 PL82D 6 AE37 PL58D 6 PL82D 6 AE38 PL60B 6 PL84B 6 AE38 PL60B 6 AE38 PL60B 6 PL84B 6 AE38 PL60B 6 AE38 PL60B 6 PL84B 6 AE38 PL60B 6	AB30	PL53C	6		PL78C	6	
AE33 PL56B 6 PL80B 6 AD30 PL56C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AC30	PL53D	6		PL78D	6	
AD30 PL56C 6 PL80C 6 PL80C 6 AE30 PL56D 6 PL80D 6 AE32 PL57A 6 PL81A 6 PL81B 6 AA25 PL57C 6 PL81C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AX34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AE37 PL58C 6 PL82C 6 AC27 PL58D 6 PL82C 6 AC33 PL60B 6 PL84B 6 AC35 PL60B 6 AC35 PL60B 6 PL84B 6 AC35 PL60B 6 AC35 PL60B 6 AC35 PL60B 6 AC35 PL84B 6 AC35 PL84B 6 AC35 PL84B 6 AC35 PL86B AC35 PL	AD33	PL56A	6		PL80A	6	
AE30 PL56D 6 AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84B 6 AG33 PL60B 6 PL84B 6	AE33	PL56B	6		PL80B	6	
AE32 PL57A 6 PL81A 6 AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AD30	PL56C	6		PL80C	6	
AF32 PL57B 6 PL81B 6 AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AE30	PL56D	6		PL80D	6	
AA25 PL57C 6 PL81C 6 AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AE32	PL57A	6		PL81A	6	
AB25 PL57D 6 PL81D 6 AJ34 PL58A 6 PL82A 6 AK34 PL58B 6 PL82B 6 AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AF32	PL57B	6		PL81B	6	
AJ34 PL58A 6 AK34 PL58B 6 AB27 PL58C 6 AC27 PL58D 6 AF33 PL60A 6 AG33 PL60B 6 PL84B 6	AA25	PL57C	6		PL81C	6	
AK34 PL58B 6 AB27 PL58C 6 AC27 PL58D 6 AF33 PL60A 6 AG33 PL60B 6 PL84B 6	AB25	PL57D	6		PL81D	6	
AB27 PL58C 6 PL82C 6 AC27 PL58D 6 PL82D 6 AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AJ34	PL58A	6		PL82A	6	
AC27 PL58D 6 AF33 PL60A 6 AG33 PL60B 6 PL84B 6	AK34	PL58B	6		PL82B	6	
AF33 PL60A 6 PL84A 6 AG33 PL60B 6 PL84B 6	AB27	PL58C	6		PL82C	6	
AG33 PL60B 6 PL84B 6	AC27	PL58D	6		PL82D	6	
	AF33	PL60A	6		PL84A	6	
AC20 PL60C 6 PL94C 6	AG33	PL60B	6		PL84B	6	
AO23	AC29	PL60C	6		PL84C	6	

		LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function		
AN8	PB123B	4			
AG11	PB123C	4			
AG10	PB123D	4			
AP7	PB125A	4			
AP6	PB125B	4			
AG13	PB125C	4			
AG12	PB125D	4			
AN7	PB127A	4			
AN6	PB127B	4			
AK9	PB127C	4			
AK8	PB127D	4			
AP5	PB129A	4			
AP4	PB129B	4			
AD11	PB129C	4			
AE11	PB129D	4			
AM7	PB131A	4			
AM6	PB131B	4			
AJ9	PB131C	4			
AJ8	PB131D	4			
AP3	PB133A	4			
AN3	PB133B	4			
AF10	PB133C	4			
AE10	PB133D	4			
AL7	PB135A	4			
AL6	PB135B	4			
AK7	PB135C	4			
AK6	PB135D	4			
AN5	PB138A	4			
AN4	PB138B	4			
AH9	PB138C	4	VREF1_4		
AH8	PB138D	4			
AM3	PB139A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D		
AM4	PB139B	4	LRC_DLLC_IN_C/LRC_DLLC_FB_D		
AG9	PB139C	4			
AG8	PB139D	4			
AN2	PB141A	4	LRC_PLLT_IN_A/LRC_PLLT_FB_B		
AM2	PB141B	4	LRC_PLLC_IN_A/LRC_PLLC_FB_B		
AJ6	PB141C	4	LRC_DLLT_IN_D/LRC_DLLT_FB_C		
AH6	PB141D	4	LRC_DLLC_IN_D/LRC_DLLC_FB_C		
AF7	PROBE_VCC	-			
AF8	PROBE_GND	-			
AG7	PR117D	3	LRC_PLLC_IN_B/LRC_PLLC_FB_A		
AG6	PR117C	3	LRC_PLLT_IN_B/LRC_PLLT_FB_A		

LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function			
AL4	PR117B	3	LRC_DLLC_IN_F/LRC_DLLC_FB_E			
AL3	PR117A	3	LRC_DLLT_IN_F/LRC_DLLT_FB_E			
AD10	PR116D	3				
AD9	PR116C	3				
AH4	PR116B	3				
AJ4	PR116A	3				
AK5	PR115D	3	LRC_DLLC_IN_E/LRC_DLLC_FB_F			
AJ5	PR115C	3	LRC_DLLT_IN_E/LRC_DLLT_FB_F			
AM1	PR115B	3				
AL1	PR115A	3				
AH5	PR112D	3				
AG5	PR112C	3				
AL2	PR112B	3				
AK2	PR112A	3				
AB9	PR109D	3				
AC9	PR109C	3				
AH1	PR109B	3				
AG1	PR109A	3				
AE8	PR107D	3	VREF2_3			
AD8	PR107C	3				
AJ3	PR107B	3				
AH3	PR107A	3				
AD7	PR104D	3				
AC7	PR104C	3				
AJ2	PR104B	3				
AH2	PR104A	3				
AF6	PR103D	3				
AF5	PR103C	3				
AF4	PR103B	3				
AE4	PR103A	3				
AD6	PR99D	3				
AC6	PR99C	3				
AG2	PR99B	3				
AF2	PR99A	3				
AC8	PR98D	3				
AB8	PR98C	3				
AK1	PR98B	3				
AJ1	PR98A	3				
AB10	PR96D	3				
AA10	PR96C	3				
AF3	PR96B	3				
AE3	PR96A	3				
AE5	PR94D	3				

	LFSC/M115					
Ball Number	Ball Function	VCCIO Bank	Dual Function			
V8	PR65D	3	PCLKC3_3			
U8	PR65C	3	PCLKT3_3			
U5	PR65B	3				
T5	PR65A	3				
V6	PR64D	3	PCLKC3_1			
U6	PR64C	3	PCLKT3_1			
T4	PR64B	3	PCLKC3_0			
T3	PR64A	3	PCLKT3_0			
U9	PR62D	2	PCLKC2_2			
T9	PR62C	2	PCLKT2_2			
R2	PR62B	2	PCLKC2_0			
P2	PR62A	2	PCLKT2_0			
T11	PR61D	2	PCLKC2_3			
U11	PR61C	2	PCLKT2_3			
R4	PR61B	2	PCLKC2_1			
R3	PR61A	2	PCLKT2_1			
T8	PR60D	2				
R8	PR60C	2				
P1	PR60B	2				
N1	PR60A	2				
R6	PR57D	2				
P6	PR57C	2				
M1	PR57B	2				
L1	PR57A	2				
T10	PR56D	2				
U10	PR56C	2				
N2	PR56B	2				
M2	PR56A	2				
R11	PR51D	2				
P11	PR51C	2				
N4	PR51B	2				
M4	PR51A	2				
N5	PR49D	2				
M5	PR49C	2				
L2	PR49B	2				
K2	PR49A	2				
P8	PR47D	2				
N8	PR47C	2				
J2	PR47B	2				
H2	PR47A	2				
M6	PR45D	2				
L6	PR45C	2				
K3	PR45B	2				

		LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function		
L5	PR38B	2			
K5	PR38A	2			
G2	PR34B	2			
F2	PR34A	2			
F1	PR30B	2			
E1	PR30A	2			
A2	GND	-			
A33	GND	-			
AA15	GND	-			
AA20	GND	-			
AA32	GND	-			
AA4	GND	-			
AB28	GND	-			
AB6	GND	-			
AC11	GND	-			
AC18	GND	-			
AC25	GND	-			
AD23	GND	-			
AD3	GND	-			
AD31	GND	-			
AE12	GND	-			
AE15	GND	-			
AE29	GND	-			
AE7	GND	-			
AE9	GND	-			
AF20	GND	-			
AF26	GND	-			
AG32	GND	-			
AG4	GND	-			
AH13	GND	-			
AH19	GND	-			
AH25	GND	-			
AH7	GND	-			
AJ10	GND	-			
AJ16	GND	-			
AJ22	GND	-			
AJ28	GND	-			
AK3	GND	-			
AK31	GND	-			
AL11	GND	-			
AL17	GND	-			
AL21	GND	-			
AL27	GND	-			

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1, 2} (Cont.)

	LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
AF40	PL76A	6		PL90A	6		
AG40	PL76B	6		PL90B	6		
AG36	PL76C	6		PL90C	6		
AH36	PL76D	6	DIFFR_6	PL90D	6	DIFFR_6	
AF39	PL77A	6		PL91A	6		
AG39	PL77B	6		PL91B	6		
AF29	PL77C	6		PL91C	6		
AG29	PL77D	6		PL91D	6		
AH42	PL78A	6		PL92A	6		
AG42	PL78B	6		PL92B	6		
AG35	PL78C	6		PL92C	6		
AH35	PL78D	6		PL92D	6		
AG41	PL80A	6		PL94A	6		
AH41	PL80B	6		PL94B	6		
AG34	PL80C	6		PL94C	6		
AH34	PL80D	6		PL94D	6		
AJ42	PL81A	6		PL96A	6		
AK42	PL81B	6		PL96B	6		
AG33	PL81C	6		PL96C	6		
AH33	PL81D	6		PL96D	6		
AJ41	PL82A	6		PL98A	6		
AK41	PL82B	6		PL98B	6		
AJ37	PL82C	6		PL98C	6		
AK37	PL82D	6		PL98D	6		
AJ40	PL84A	6		PL99A	6		
AK40	PL84B	6		PL99B	6		
AJ34	PL84C	6		PL99C	6		
AK34	PL84D	6		PL99D	6		
AJ38	PL85A	6		PL103A	6		
AK38	PL85B	6		PL103B	6		
AH32	PL85C	6		PL103C	6		
AJ32	PL85D	6		PL103D	6		
AL42	PL86A	6		PL104A	6		
AM42	PL86B	6		PL104B	6		
AK36	PL86C	6		PL104C	6		
AL36	PL86D	6		PL104D	6		
AL38	PL89A	6		PL107A	6		
AM38	PL89B	6		PL107B	6		
AJ33	PL89C	6		PL107C	6		
AK33	PL89D	6	VREF2_6	PL107D	6	VREF2_6	
AN42	PL90A	6		PL109A	6		
AP42	PL90B	6		PL109B	6		
AH31	PL90C	6		PL109C	6		
AJ31	PL90D	6		PL109D	6		
AN41	PL91A	6		PL112A	6		

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1, 2} (Cont.)

LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AY41	PB12A	5		PB13A	5	
BA41	PB12B	5		PB13B	5	
AT39	PB12C	5		PB13C	5	
AT38	PB12D	5		PB13D	5	
AV37	PB13A	5		PB15A	5	
AV36	PB13B	5		PB15B	5	
AM31	PB13C	5		PB15C	5	
AM32	PB13D	5		PB15D	5	
BA40	PB15A	5		PB16A	5	
BB40	PB15B	5		PB16B	5	
AM29	PB15C	5		PB16C	5	
AL29	PB15D	5		PB16D	5	
AY39	PB16A	5		PB17A	5	
AY38	PB16B	5		PB17B	5	
AN33	PB16C	5		PB17C	5	
AN32	PB16D	5		PB17D	5	
BA39	PB17A	5		PB19A	5	
BA38	PB17B	5		PB19B	5	
AT37	PB17C	5		PB19C	5	
AT36	PB17D	5		PB19D	5	
AW36	PB19A	5		PB20A	5	
AW35	PB19B	5		PB20B	5	
AM28	PB19C	5		PB20C	5	
AL28	PB19D	5		PB20D	5	
BB38	PB20A	5		PB21A	5	
BB39	PB20B	5		PB21B	5	
AR34	PB20C	5		PB21C	5	
AR33	PB20D	5		PB21D	5	
AV35	PB21A	5		PB23A	5	
AV34	PB21B	5		PB23B	5	
AT33	PB21C	5		PB23C	5	
AT34	PB21D	5		PB23D	5	
BA37	PB23A	5		PB25A	5	
BA36	PB23B	5		PB25B	5	
AP33	PB23C	5		PB25C	5	
AP32	PB23D	5		PB25D	5	-
AY36	PB24A	5		PB26A	5	-
AY35	PB24B	5		PB26B	5	-
AN31	PB24C	5		PB26C	5	
AN30	PB24D	5		PB26D	5	
BB37	PB25A	5		PB27A	5	
BB36	PB25B	5		PB27B	5	-
AP31	PB25C	5		PB27C	5	
AP30	PB25D	5		PB27D	5	
AV33	PB27A	5		PB29A	5	

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1, 2} (Cont.)

	LFSC/M80			LFSC/M115		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
B22	PT61B	1	A3/MPI_ADDR17	PT69B	1	A3/MPI_ADDR17
B23	PT61A	1	A4/MPI_ADDR18 PT69A 1		A4/MPI_ADDR18	
K23	PT60D	1	D25/PCLKC1_5/MPI_DATA25	PT66D	1	D25/PCLKC1_5/MPI_DATA25
J23	PT60C	1	D26/PCLKT1_5/MPI_DATA26	PT66C	1	D26/PCLKT1_5/MPI_DATA26
D22	PT60B	1	A5/MPI_ADDR19	PT66B	1	A5/MPI_ADDR19
E22	PT60A	1	A6/MPI_ADDR20	PT66A	1	A6/MPI_ADDR20
K22	PT59D	1	D27/MPI_DATA27	PT63D	1	D27/MPI_DATA27
J22	PT59C	1	VREF1_1	PT63C	1	VREF1_1
D23	PT59B	1	A7/MPI_ADDR21	PT63B	1	A7/MPI_ADDR21
C23	PT59A	1	A8/MPI_ADDR22	PT63A	1	A8/MPI_ADDR22
L23	PT57D	1	D28/PCLKC1_6/MPI_DATA28	PT61D	1	D28/PCLKC1_6/MPI_DATA28
M23	PT57C	1	D29/PCLKT1_6/MPI_DATA29	PT61C	1	D29/PCLKT1_6/MPI_DATA29
A24	PT57B	1	A9/MPI_ADDR23	PT61B	1	A9/MPI_ADDR23
B24	PT57A	1	A10/MPI_ADDR24	PT61A	1	A10/MPI_ADDR24
K25	PT56D	1	D30/PCLKC1_7/MPI_DATA30	PT58D	1	D30/PCLKC1_7/MPI_DATA30
J25	PT56C	1	D31/PCLKT1_7/MPI_DATA31	PT58C	1	D31/PCLKT1_7/MPI_DATA31
F23	PT56B	1	A11/MPI_ADDR25	PT58B	1	A11/MPI_ADDR25
F22	PT56A	1	A12/MPI_ADDR26	PT58A	1	A12/MPI_ADDR26
J26	PT55D	1	D11/MPI_DATA11	PT57D	1	D11/MPI_DATA11
K26	PT55C	1	D12/MPI_DATA12	PT57C	1	D12/MPI_DATA12
E23	PT55B	1	A13/MPI_ADDR27	PT57B	1	A13/MPI_ADDR27
E24	PT55A	1	A14/MPI_ADDR28	PT57A	1	A14/MPI_ADDR28
G23	PT53D	1	A16/MPI_ADDR30	PT55D	1	A16/MPI_ADDR30
G24	PT53C	1	D13/MPI_DATA13	PT55C	1	D13/MPI_DATA13
F26	PT53B	1	A15/MPI_ADDR29	PT55B	1	A15/MPI_ADDR29
F27	PT53A	1	A17/MPI_ADDR31	PT55A	1	A17/MPI_ADDR31
H25	PT52D	1	A19/MPI_TSIZ1	PT54D	1	A19/MPI_TSIZ1
H24	PT52C	1	A20/MPI_BDIP	PT54C	1	A20/MPI_BDIP
C25	PT52B	1	A18/MPI_TSIZ0	PT54B	1	A18/MPI_TSIZ0
C26	PT52A	1	MPI_TEA	PT54A	1	MPI_TEA
K24	PT51D	1	D14/MPI_DATA14	PT51D	1	D14/MPI_DATA14
J24	PT51C	1	DP1/MPI_PAR1	PT51C	1	DP1/MPI_PAR1
F24	PT51B	1	A21/MPI_BURST	PT51B	1	A21/MPI_BURST
F25	PT51A	1	D15/MPI_DATA15	PT51A	1	D15/MPI_DATA15
L26	D_REFCLKP_L	-		D_REFCLKP_L	-	
M26	D_REFCLKN_L	-		D_REFCLKN_L	-	
G27	VCC12	-		VCC12	-	
C29	D_VDDIB3_L	-		D_VDDIB3_L	-	
F28	VCC12	-		VCC12	-	
D26	D_HDINP3_L		PCS 363 CH 3 IN P	D_HDINP3_L	-	PCS 363 CH 3 IN P
E26	D_HDINN3_L	-	PCS 363 CH 3 IN N	D_HDINN3_L	-	PCS 363 CH 3 IN N
B25	D_HDOUTP3_L	-	PCS 363 CH 3 OUT P		PCS 363 CH 3 OUT P	
D24	VCC12	-		VCC12	-	
A25	D_HDOUTN3_L	-	PCS 363 CH 3 OUT N	D_HDOUTN3_L	-	PCS 363 CH 3 OUT N
E25	D_VDDOB3_L	-		D_VDDOB3_L	-	

Date	Version	Section	Change Summary
August 2006 (cont.)	01.3 (cont.)	DC and Switching Characteristics (cont.)	Updated LatticeSC Family Timing Adders with ispLEVER 6.0 SP1 results
			Updated PLL Timing Parameters based on PDE testing results
			Removed RDDATA parameter from sysCONFIG readback timing table
		Multiple	Changed TDO/RDDATA to TDO
		Pinout Information	Removed all MPI signals from SC15 256 pin package Dual Function Column
			Added note to SC15, SC25 900 pin package that the package supports a 16 bit MPI
			Added note that pin D3 in an SC15 and SC25 900 pin package should not be used for single-ended outputs
			Added note that pin D28 in an SC15 and SC25 900 pin package should not be used for single-ended outputs
			Added note to SC25 1020 pin package that the package supports a 16 bit MPI
			Added note to SC80 1152 pin package that the package supports a 32 bit MPI
			Added note to SC80 1704 pin package that the package supports a 32 bit MPI
		Ordering Information	Changed "fcBGA" for the 1020 packages to "ffBGA"
November 2006	01.4	Introduction	LatticeSC Family Selection Guide table – I/O count for SC80 device, 1704 fcBGA package changed to 904/32. I/O count for SC115 device, 1704 fcBGA package changed to 942/32.
		DC and Switching Characteristics	DC Electrical Characteristics table – Updated the initialization and standby supply current values.
			DC Electrical Characteristics table – Updated the sysCONFIG Master Parallel mode RCLK low and RCLK high time specifications.
			DC Electrical Characteristics table – Updated VCCIO values for LVPECL33 I/Os.
		Pin Information	Pin Information Summary table - Changed number of single ended user I/Os from 906 to 904 for 1704 fcBGA.
			Removed the single-ended only output restriction on pins D3 and D28 in an SC15 and SC25 900 pin package.
		Ordering Information	Ordering Information tables - Changed number of I/Os from 906 to 904 for 1704 fcBGA.
			Added ordering part numbers for LatticeSC/SCM 40K and 115K LUT devices.
			Added lead-free ordering part numbers.
		Multiple	Changed number of available SC80 I/O from 906 to 904.
			Changed number of available SC115 I/O from 944 to 942.
January 2007	01.4a	Architecture	Added EBR Asynchronous Reset section.
February 2007	01.4b	Architecture	Updated EBR Asynchronous Reset section.
March 2007	01.5	Architecture	Added EBR asynchronous reset clarification
			Clarified that differential drivers are not supported in banks 1, 4 and 5
		DC and Switching Characteristics	Added clarification for the description of the junction temperature specification in the Absolute Maximum Ratings section.
			Updated Initialization and Standby Current table.
			Updated LatticeSC External Switching Characteristics with ispLEVER 6.1 SP1 results.