

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 28750 |
| Number of Logic Elements/Cells | 115000 |
| Total RAM Bits | 7987200 |
| Number of I/O | 942 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1704-BBGA, FCBGA |
| Supplier Device Package | 1704-OFCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga115e-5ff1704c |


Figure 2-13. DLL to PLL

Figure 2-14 shows a shift of only CLKOP out in time.



Figure 2-14. PLL to DLL

Figure 2-15 shows a shift of only CLKOS out in time.

Figure 2-15. PLL to DLL

For further information on the DLL, please see details of additional technical documentation at the end of this data sheet.

sysMEM Memory Block

The sysMEM block can implement single port, true dual port, pseudo dual port or FIFO memories. Dedicated FIFO support logic allows the LatticeSC devices to efficiently implement FIFOs without consuming LUTs or routing resources for flag generation. Each block can be used in a variety of depths and widths as shown in Table 2-5. Memory with ranges from x1 to x18 in all modes: single port, pseudo-dual port and FIFO also providing x36.

Tristate Register Block

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the PURESPEED I/O buffers. The block contains a register for SDR operation and a group of three registers for DDR and shift register operation. The output signal tri-state control signal (TO) can be derived directly from one of the inputs (bypass mode), the SDR shift register, the DDR registers or the data associated with the buffer (for open drain emulation). Figure 2-24 shows the diagram of the Tristate Register Block.

Tristate SDR Register/Latch Block


The SDR register operates on the positive edge of the high-speed clock. It has a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR and Global Set Reset GSR enable or disable. The register LSR input is driven from LSRO, which is generated from the PIO control MUX. The GSR input is driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

Tristate DDR/Shift Register Block

The DDR/Shift block is shared with the output block allowing DDR support using the high-speed clock and the associated transfer from the low-speed clock domain. It functions as a gearbox allowing low-speed parallel data from the FPGA fabric to provide a high-speed tri-state control stream.

There is a special mode for DDR-II memory interfaces where the termination is controlled by the output tristate signal. During WRITE cycle when the FPGA is driving the lines, the parallel terminations are turned off. During READ cycle when the FPGA is receiving data, the parallel terminations are turned on.

Figure 2-24. Tristate Register Block¹



I/O Architecture Rules

Table 2-6 shows the PIO usage for x1, x2, x4 gearing. The checkmarks in the columns show the specific PIOs that are used for each gearing mode. When using x2 or x4 gearing, any PIO which is not used for gearing can still be used as an output.

Density Shifting

The LatticeSC family has been designed to ensure that different density devices in the same package have the same pin-out. Furthermore, the architecture ensures a high success rate when performing design migration from lower density parts to higher density parts. In many cases, it is also possible to shift a lower utilization design targeted for a high-density device to a lower density device. However, the exact details of the final resource utilization will impact the likely success in each case.

LatticeSC/M External Switching Characteristics³

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

| Parameter | Description | -7 | | -6 | | -5 | | Units |
|---|---|-------|------|-------|------|-------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| General I/O Pin Parameters (using Primary Clock without PLL)² | | | | | | | | |
| t _{CO} | Global Clock Input to Output - PIO Output Register | 2.83 | 5.74 | 2.83 | 6.11 | 2.83 | 6.49 | ns |
| t _{SU} | Global Clock Input Setup - PIO Input Register without fixed input delay | -0.66 | — | -0.66 | — | -0.66 | — | ns |
| t _H | Global Clock Input Hold - PIO Input Register without fixed input delay | 1.73 | — | 1.95 | — | 2.16 | — | ns |
| t _{SU_IDLY} | Global Clock Input Setup - PIO Input Register with input delay | 0.86 | — | 1.03 | — | 1.20 | — | ns |
| t _{H_IDLY} | Global Clock Input Hold - PIO Input Register with input delay | -0.17 | — | -0.17 | — | -0.17 | — | ns |
| f _{MAX_PFU} | Global Clock frequency of PFU register | — | 700 | — | 700 | — | 700 | MHz |
| f _{MAX_IO} | Global Clock frequency of I/O register | — | 1000 | — | 1000 | — | 1000 | MHz |
| t _{GC_SKEW} | Global Clock skew | — | 89 | — | 103 | — | 116 | ps |
| General I/O Pin Parameters (using Primary Clock with PLL)^{1,2} | | | | | | | | |
| t _{CO} | Global Clock Input to Output - PIO Output Register | 2.25 | 4.81 | 2.25 | 5.08 | 2.25 | 5.37 | ns |
| t _{SU} | Global Clock Input Setup - PIO Input Register without fixed input delay | -0.07 | — | -0.07 | — | -0.07 | — | ns |
| t _H | Global Clock Input Hold - PIO Input Register without fixed input delay | 0.80 | — | 0.93 | — | 1.04 | — | ns |
| General I/O Pin Parameters (using Edge Clock without PLL)² | | | | | | | | |
| t _{CO} | Edge Clock Input to Output - PIO Output Register | 2.38 | 4.77 | 2.38 | 5.04 | 2.38 | 5.33 | ns |
| t _{SU} | Edge Clock Input Setup - PIO Input Register without fixed input delay | -0.08 | — | -0.08 | — | -0.08 | — | ns |
| t _H | Edge Clock Input Hold - PIO Input Register | 0.49 | — | 0.58 | — | 0.66 | — | ns |
| t _{SU_IDLY} | Edge Clock Input Setup - PIO Input Register with input delay | 0.81 | — | 0.97 | — | 1.12 | — | ns |
| t _{H_IDLY} | Edge Clock Input Hold - PIO Input Register with input delay | -0.34 | — | -0.34 | — | -0.34 | — | ns |
| t _{EC_SKEW} | Edge Clock skew | — | 28 | — | 32 | — | 36 | ps |
| General I/O Pin Parameters (using Latch FF without PLL)² | | | | | | | | |
| t _{SU} | Latch FF, Input Setup - PIO Input Register without fixed input delay | -0.14 | — | -0.14 | — | -0.14 | — | ns |
| t _H | Latch FF, Input Hold - PIO Input Register without fixed input delay | 0.58 | — | 0.68 | — | 0.77 | — | ns |
| t _{SU_IDLY} | Latch FF, Input Setup - PIO Input Register with input delay | 0.70 | — | 0.68 | — | 0.77 | — | ns |
| t _{H_IDLY} | Latch FF, Input Hold - PIO Input Register with input delay | -0.30 | — | -0.30 | — | -0.30 | — | ns |

1. No PLL delay tuning (clock injection removal mode, system clock feedback).

2. Using LVCMS25 12mA I/O. Timing adders for other supported I/O technologies are specified in the LatticeSC Family Timing Adders table.

3. Complete Timing Parameters for a user design are incorporated when running ispLEVER. This is a sampling of the key timing parameters.

Timing specs are for non-AI applications.

LatticeSC/M Family Timing Adders (Continued)

Over Recommended Operating Conditions at VCC = 1.2V +/- 5%

| Buffer Type | Description | -7 | | -6 | | -5 | | Units |
|---------------|-----------------------|--------|--------|--------|--------|--------|--------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive | 0.024 | -0.106 | 0.019 | -0.004 | 0.016 | 0.099 | ns |
| LVCMOS18_16mA | LVCMOS 1.8 16mA drive | 0.074 | -0.134 | 0.08 | -0.022 | 0.088 | 0.089 | ns |
| LVCMOS18_OD | LVCMOS 1.8 open drain | 0.002 | -0.206 | 0 | -0.196 | -0.002 | -0.221 | ns |
| LVCMOS15_4mA | LVCMOS 1.5 4mA drive | -0.344 | -0.164 | -0.379 | -0.186 | -0.412 | -0.209 | ns |
| LVCMOS15_8mA | LVCMOS 1.5 8mA drive | -0.125 | -0.137 | -0.145 | -0.157 | -0.164 | -0.176 | ns |
| LVCMOS15_12mA | LVCMOS 1.5 12mA drive | -0.027 | -0.166 | -0.043 | -0.07 | -0.059 | 0.026 | ns |
| LVCMOS15_16mA | LVCMOS 1.5 16mA drive | 0.025 | -0.195 | 0.013 | -0.089 | 0.003 | 0.017 | ns |
| LVCMOS15_OD | LVCMOS 1.5 open drain | -0.047 | -0.267 | -0.067 | -0.267 | -0.087 | -0.299 | ns |
| LVCMOS12_2mA | LVCMOS 1.2 2mA drive | -0.473 | -0.293 | -0.505 | -0.317 | -0.537 | -0.34 | ns |
| LVCMOS12_4mA | LVCMOS 1.2 4mA drive | -0.218 | -0.239 | -0.25 | -0.271 | -0.28 | -0.303 | ns |
| LVCMOS12_8mA | LVCMOS 1.2 8mA drive | -0.109 | -0.269 | -0.143 | -0.181 | -0.176 | -0.093 | ns |
| LVCMOS12_12mA | LVCMOS 1.2 12mA drive | -0.054 | -0.3 | -0.085 | -0.203 | -0.114 | -0.106 | ns |
| LVCMOS12_OD | LVCMOS 1.2 open drain | -0.126 | -0.371 | -0.166 | -0.398 | -0.204 | -0.43 | ns |
| PCI33 | PCI | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns |
| PCIX33 | PCI-X 3.3 | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns |
| PCIX15 | PCI-X 1.5 | 0.208 | 0.227 | 0.233 | 0.312 | 0.259 | 0.398 | ns |
| AGP1X33 | AGP-1X 3.3 | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns |
| AGP2X33 | AGP-2X | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns |

Signal Descriptions (Cont.)

| Signal Name | I/O | Description |
|---------------------|-----|---|
| RESP_[ULC/URC] | — | Calibration resistor to be placed between this pin and either ground or RESPN_[ULC/URC]. RESPN_[ULC/URC] is available on select packages. If available, connection of calibration resistor between RESP_[ULC/URC] and RESPN_[ULC/URC] takes precedence over connection of calibration resistor between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm. |
| RESPN_[ULC/URC] | — | Available on selected packages. If available, calibration resistor should be placed between RESP_[ULC/URC] and RESPN_[ULC/URC] instead of between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm. |
| [A:D]_VDDIBx_[L/R] | — | Input buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device. |
| [A:D]_VDDOBx_[L/R] | — | Output buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device. |
| [A:D]_VDDAX25_[L/R] | — | Auxiliary power for input and output termination (2.5V) on left [L] or right [R] side of device. |

1. The ispLEVER software tools may specify VDDRX, VDDTX, VDDP and VCCL pins. These pins should be considered VCC12 pins.

Note: Signals listed as Signal A / Signal B define the same physical pin that is used for different functions based on configuration mode.

LFSC/M15 Logic Signal Connections: 256 fpBGA^{1,2}

| Ball Number | LFSC/M15 | | |
|-------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function |
| E4 | A_VDDAX25_L | - | |
| B1 | A_REFCLKP_L | - | |
| C1 | A_REFCLKN_L | - | |
| D2 | RESP_ULC | - | |
| F5 | RESETN | 1 | |
| D1 | DONE | 1 | |
| E1 | INITN | 1 | |
| E2 | M0 | 1 | |
| E3 | M1 | 1 | |
| E5 | M2 | 1 | |
| E6 | M3 | 1 | |
| F2 | PL15A | 7 | ULC_PLLT_IN_A/ULC_PLLT_FB_B |
| F1 | PL15B | 7 | ULC_PLLC_IN_A/ULC_PLLC_FB_B |
| F3 | PL17A | 7 | ULC_DLLT_IN_C/ULC_DLLT_FB_D |
| G1 | PL17B | 7 | ULC_DLLC_IN_C/ULC_DLLC_FB_D |
| G4 | PL18D | 7 | VREF2_7 |
| H3 | PL22A | 7 | |
| H2 | PL22B | 7 | |
| H5 | PL22C | 7 | VREF1_7 |
| G5 | PL22D | 7 | DIFFR_7 |
| H1 | PL23A | 7 | PCLKT7_1 |
| J1 | PL23B | 7 | PCLKC7_1 |
| J2 | PL24A | 7 | PCLKT7_0 |
| J3 | PL24B | 7 | PCLKC7_0 |
| H4 | PL24C | 7 | PCLKT7_2 |
| H6 | PL24D | 7 | PCLKC7_2 |
| J4 | PL26A | 6 | PCLKT6_0 |
| K5 | PL26B | 6 | PCLKC6_0 |
| J5 | PL26C | 6 | PCLKT6_1 |
| J6 | PL26D | 6 | PCLKC6_1 |
| K1 | PL28A | 6 | |
| L1 | PL28B | 6 | |
| L4 | PL28C | 6 | PCLKT6_2 |
| K4 | PL28D | 6 | PCLKC6_2 |
| L2 | PL31C | 6 | VREF1_6 |
| L3 | PL35A | 6 | |
| M3 | PL35B | 6 | |
| M2 | PL35D | 6 | DIFFR_6 |
| M1 | PL37A | 6 | |
| N1 | PL37B | 6 | |
| P2 | PL41D | 6 | VREF2_6 |
| M5 | PL43A | 6 | |

LFSC/M15 Logic Signal Connections: 256 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | |
|-------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function |
| J9 | VCC | - | |
| K8 | VCC | - | |
| F6 | VCC12 | - | |
| F11 | VCC12 | - | |
| L11 | VCC12 | - | |
| L6 | VCC12 | - | |
| K7 | VCC12 | - | |
| K10 | VCC12 | - | |
| F10 | VCCAUX | - | |
| F7 | VCCAUX | - | |
| T1 | GND | - | |
| G11 | VCCAUX | - | |
| K11 | VCCAUX | - | |
| L10 | VCCAUX | - | |
| L9 | VCCAUX | - | |
| L7 | VCCAUX | - | |
| L8 | VCCAUX | - | |
| T16 | GND | - | |
| G6 | VCCAUX | - | |
| K6 | VCCAUX | - | |
| B13 | VCCIO1 | - | |
| D11 | VCCIO1 | - | |
| D14 | VCCIO1 | - | |
| F12 | VCCIO2 | - | |
| G15 | VCCIO2 | - | |
| K14 | VCCIO3 | - | |
| N15 | VCCIO3 | - | |
| M11 | VCCIO4 | - | |
| P13 | VCCIO4 | - | |
| R10 | VCCIO4 | - | |
| N6 | VCCIO5 | - | |
| P7 | VCCIO5 | - | |
| R4 | VCCIO5 | - | |
| K2 | VCCIO6 | - | |
| N3 | VCCIO6 | - | |
| F4 | VCCIO7 | - | |
| G3 | VCCIO7 | - | |
| D4 | VCC12 | - | |
| D7 | VCC12 | - | |
| D5 | VCC12 | - | |
| D6 | VCC12 | - | |

1. Differential pair grouping within a PIC is A (True) and B (Complement) and C (True) and D (Complement).

2. The LatticeSC/M15 in a 256-pin package does not support an MPI interface.

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | | LFSC/M25 | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AH29 | PB48B | 4 | LRC_DLLC_IN_C/LRC_DLLC_FB_D | PB68B | 4 | LRC_DLLC_IN_C/LRC_DLLC_FB_D |
| AE26 | PB48C | 4 | | PB68C | 4 | |
| AD25 | PB48D | 4 | | PB68D | 4 | |
| AJ30 | PB49A | 4 | LRC_PLLT_IN_A/LRC_PLLT_FB_B | PB69A | 4 | LRC_PLLT_IN_A/LRC_PLLT_FB_B |
| AH30 | PB49B | 4 | LRC_PLLC_IN_A/LRC_PLLC_FB_B | PB69B | 4 | LRC_PLLC_IN_A/LRC_PLLC_FB_B |
| AG28 | PB49C | 4 | LRC_DLLT_IN_D/LRC_DLLT_FB_C | PB69C | 4 | LRC_DLLT_IN_D/LRC_DLLT_FB_C |
| AG29 | PB49D | 4 | LRC_DLLC_IN_D/LRC_DLLC_FB_C | PB69D | 4 | LRC_DLLC_IN_D/LRC_DLLC_FB_C |
| AF26 | VCC12 | - | | VCC12 | - | |
| AD27 | PROBE_VCC | - | | PROBE_VCC | - | |
| AG27 | VCC12 | - | | VCC12 | - | |
| AE28 | PROBE_GND | - | | PROBE_GND | - | |
| AC25 | PR45D | 3 | LRC_PLLC_IN_B/LRC_PLLC_FB_A | PR57D | 3 | LRC_PLLC_IN_B/LRC_PLLC_FB_A |
| AD26 | PR45C | 3 | LRC_PLLT_IN_B/LRC_PLLT_FB_A | PR57C | 3 | LRC_PLLT_IN_B/LRC_PLLT_FB_A |
| AF28 | PR45B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E | PR57B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E |
| AF29 | PR45A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E | PR57A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E |
| AC26 | PR44D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F | PR55D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F |
| AB26 | PR44C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F | PR55C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F |
| AG30 | PR44B | 3 | | PR55B | 3 | |
| AF30 | PR44A | 3 | | PR55A | 3 | |
| AC28 | PR43B | 3 | | PR52B | 3 | |
| AB28 | PR43A | 3 | | PR52A | 3 | |
| AB27 | PR41D | 3 | VREF2_3 | PR51D | 3 | VREF2_3 |
| AE30 | PR41B | 3 | | PR51B | 3 | |
| AD30 | PR41A | 3 | | PR51A | 3 | |
| AB25 | PR40B | 3 | | PR49B | 3 | |
| AA25 | PR40A | 3 | | PR49A | 3 | |
| AA30 | PR39B | 3 | | PR48B | 3 | |
| Y30 | PR39A | 3 | | PR48A | 3 | |
| W29 | PR37B | 3 | | PR44B | 3 | |
| V29 | PR37A | 3 | | PR44A | 3 | |
| U30 | PR36B | 3 | | PR43B | 3 | |
| T30 | PR36A | 3 | | PR43A | 3 | |
| V25 | PR35D | 3 | DIFFR_3 | PR42D | 3 | DIFFR_3 |
| W28 | PR35B | 3 | | PR42B | 3 | |
| V28 | PR35A | 3 | | PR42A | 3 | |
| R30 | PR33B | 3 | | PR38B | 3 | |
| P30 | PR33A | 3 | | PR38A | 3 | |
| N30 | PR32B | 3 | | PR35B | 3 | |
| M29 | PR32A | 3 | | PR35A | 3 | |
| U26 | PR31D | 3 | | PR34D | 3 | |
| T26 | PR31C | 3 | VREF1_3 | PR34C | 3 | VREF1_3 |
| U28 | PR31B | 3 | | PR34B | 3 | |
| T28 | PR31A | 3 | | PR34A | 3 | |
| M30 | PR28D | 3 | PCLKC3_2 | PR31D | 3 | PCLKC3_2 |
| L29 | PR28C | 3 | PCLKT3_2 | PR31C | 3 | PCLKT3_2 |

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | | LFSC/M25 | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| R29 | PR28B | 3 | | PR31B | 3 | |
| P29 | PR28A | 3 | | PR31A | 3 | |
| P27 | PR27C | 3 | PCLKT3_3 | PR30C | 3 | PCLKT3_3 |
| N29 | PR27B | 3 | | PR30B | 3 | |
| N28 | PR27A | 3 | | PR30A | 3 | |
| R25 | PR26D | 3 | PCLKC3_1 | PR29D | 3 | PCLKC3_1 |
| R26 | PR26C | 3 | PCLKT3_1 | PR29C | 3 | PCLKT3_1 |
| R28 | PR26B | 3 | PCLKC3_0 | PR29B | 3 | PCLKC3_0 |
| P28 | PR26A | 3 | PCLKT3_0 | PR29A | 3 | PCLKT3_0 |
| N27 | PR24D | 2 | PCLKC2_2 | PR27D | 2 | PCLKC2_2 |
| P26 | PR24C | 2 | PCLKT2_2 | PR27C | 2 | PCLKT2_2 |
| L30 | PR24B | 2 | PCLKC2_0 | PR27B | 2 | PCLKC2_0 |
| K30 | PR24A | 2 | PCLKT2_0 | PR27A | 2 | PCLKT2_0 |
| J30 | PR23B | 2 | PCLKC2_1 | PR26B | 2 | PCLKC2_1 |
| H30 | PR23A | 2 | PCLKT2_1 | PR26A | 2 | PCLKT2_1 |
| M26 | PR22D | 2 | DIFFR_2 | PR25D | 2 | DIFFR_2 |
| M25 | PR22C | 2 | VREF1_2 | PR25C | 2 | VREF1_2 |
| G29 | PR22B | 2 | | PR25B | 2 | |
| F29 | PR22A | 2 | | PR25A | 2 | |
| H28 | PR19D | 2 | | PR22D | 2 | |
| J28 | PR19C | 2 | | PR22C | 2 | |
| E30 | PR19B | 2 | | PR22B | 2 | |
| E29 | PR19A | 2 | | PR22A | 2 | |
| L26 | PR18D | 2 | VREF2_2 | PR18D | 2 | VREF2_2 |
| L25 | PR18C | 2 | | PR18C | 2 | |
| F28 | PR18B | 2 | URC_DLLC_IN_D/URC_DLLC_FB_C | PR18B | 2 | URC_DLLC_IN_D/URC_DLLC_FB_C |
| G28 | PR18A | 2 | URC_DLLT_IN_D/URC_DLLT_FB_C | PR18A | 2 | URC_DLLT_IN_D/URC_DLLT_FB_C |
| K26 | PR17D | 2 | URC_PLLC_IN_B/URC_PLLC_FB_A | PR17D | 2 | URC_PLLC_IN_B/URC_PLLC_FB_A |
| K25 | PR17C | 2 | URC_PLLT_IN_B/URC_PLLT_FB_A | PR17C | 2 | URC_PLLT_IN_B/URC_PLLT_FB_A |
| D30 | PR17B | 2 | URC_DLLC_IN_C/URC_DLLC_FB_D | PR17B | 2 | URC_DLLC_IN_C/URC_DLLC_FB_D |
| D29 | PR17A | 2 | URC_DLLT_IN_C/URC_DLLT_FB_D | PR17A | 2 | URC_DLLT_IN_C/URC_DLLT_FB_D |
| G26 | PR15D | 2 | | PR16D | 2 | |
| H26 | PR15C | 2 | | PR16C | 2 | |
| E28 | PR15B | 2 | URC_PLLC_IN_A/URC_PLLC_FB_B | PR16B | 2 | URC_PLLC_IN_A/URC_PLLC_FB_B |
| D28 | PR15A | 2 | URC_PLLT_IN_A/URC_PLLT_FB_B | PR16A | 2 | URC_PLLT_IN_A/URC_PLLT_FB_B |
| J25 | VCCJ | - | | VCCJ | - | |
| H25 | TDO | - | TDO | TDO | - | TDO |
| J26 | TMS | - | | TMS | - | |
| G25 | TCK | - | | TCK | - | |
| G24 | TDI | - | | TDI | - | |
| F26 | PROGRAMN | 1 | | PROGRAMN | 1 | |
| H24 | MPIIRQN | 1 | CFGIRQN/MPI_IRQ_N | MPIIRQN | 1 | CFGIRQN/MPI_IRQ_N |
| F25 | CCLK | 1 | | CCLK | 1 | |
| D27 | VCC12 | - | | VCC12 | - | |
| E26 | VCC12 | - | | VCC12 | - | |

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1, 2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AF21 | PB26D | 5 | | PB29D | 5 | |
| AN23 | PB27A | 5 | | PB45A | 5 | |
| AN22 | PB27B | 5 | | PB45B | 5 | |
| AP23 | PB29A | 5 | | PB55A | 5 | |
| AP22 | PB29B | 5 | | PB55B | 5 | |
| AG21 | PB29C | 5 | | PB55C | 5 | |
| AG20 | PB29D | 5 | | PB55D | 5 | |
| AP25 | PB30A | 5 | PCLKT5_3 | PB48A | 5 | PCLKT5_3 |
| AP24 | PB30B | 5 | PCLKC5_3 | PB48B | 5 | PCLKC5_3 |
| AD21 | PB30C | 5 | PCLKT5_4 | PB48C | 5 | PCLKT5_4 |
| AD20 | PB30D | 5 | PCLKC5_4 | PB48D | 5 | PCLKC5_4 |
| AL23 | PB31A | 5 | PCLKT5_5 | PB49A | 5 | PCLKT5_5 |
| AL22 | PB31B | 5 | PCLKC5_5 | PB49B | 5 | PCLKC5_5 |
| AH24 | PB31C | 5 | | PB49C | 5 | |
| AH23 | PB31D | 5 | | PB49D | 5 | |
| AM23 | PB33A | 5 | PCLKT5_0 | PB51A | 5 | PCLKT5_0 |
| AM22 | PB33B | 5 | PCLKC5_0 | PB51B | 5 | PCLKC5_0 |
| AJ24 | PB33C | 5 | | PB51C | 5 | |
| AJ23 | PB33D | 5 | VREF2_5 | PB51D | 5 | VREF2_5 |
| AN21 | PB34A | 5 | PCLKT5_1 | PB52A | 5 | PCLKT5_1 |
| AN20 | PB34B | 5 | PCLKC5_1 | PB52B | 5 | PCLKC5_1 |
| AE19 | PB34C | 5 | PCLKT5_6 | PB52C | 5 | PCLKT5_6 |
| AD19 | PB34D | 5 | PCLKC5_6 | PB52D | 5 | PCLKC5_6 |
| AK21 | PB35A | 5 | PCLKT5_2 | PB53A | 5 | PCLKT5_2 |
| AK20 | PB35B | 5 | PCLKC5_2 | PB53B | 5 | PCLKC5_2 |
| AK23 | PB35C | 5 | PCLKT5_7 | PB53C | 5 | PCLKT5_7 |
| AK22 | PB35D | 5 | PCLKC5_7 | PB53D | 5 | PCLKC5_7 |
| AL20 | PB37A | 5 | | PB56A | 5 | |
| AL19 | PB37B | 5 | | PB56B | 5 | |
| AG19 | PB37C | 5 | | PB56C | 5 | |
| AF19 | PB37D | 5 | | PB56D | 5 | |
| AP21 | PB38A | 5 | | PB57A | 5 | |
| AP20 | PB38B | 5 | | PB57B | 5 | |
| AH21 | PB38C | 5 | | PB57C | 5 | |
| AH20 | PB38D | 5 | | PB57D | 5 | |
| AM20 | PB39A | 5 | | PB59A | 5 | |
| AM19 | PB39B | 5 | | PB59B | 5 | |
| AJ21 | PB39C | 5 | | PB59C | 5 | |
| AJ20 | PB39D | 5 | | PB59D | 5 | |
| AK19 | PB41A | 5 | | PB60A | 5 | |
| AK18 | PB41B | 5 | | PB60B | 5 | |
| AE18 | PB41C | 5 | | PB60C | 5 | |
| AD18 | PB41D | 5 | | PB60D | 5 | |
| AN19 | PB42A | 5 | | PB61A | 5 | |
| AN18 | PB42B | 5 | | PB61B | 5 | |

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1, 2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|-------------------------|---------------|------------|-------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| H21 | PT38D | 1 | D28/PCLKC1_6/MPI_DATA28 | PT57D | 1 | D28/PCLKC1_6/MPI_DATA28 |
| J21 | PT38C | 1 | D29/PCLKT1_6/MPI_DATA29 | PT57C | 1 | D29/PCLKT1_6/MPI_DATA29 |
| A19 | PT38B | 1 | A9/MPI_ADDR23 | PT57B | 1 | A9/MPI_ADDR23 |
| B19 | PT38A | 1 | A10/MPI_ADDR24 | PT57A | 1 | A10/MPI_ADDR24 |
| H22 | PT37D | 1 | D30/PCLKC1_7/MPI_DATA30 | PT56D | 1 | D30/PCLKC1_7/MPI_DATA30 |
| J22 | PT37C | 1 | D31/PCLKT1_7/MPI_DATA31 | PT56C | 1 | D31/PCLKT1_7/MPI_DATA31 |
| F20 | PT37B | 1 | A11/MPI_ADDR25 | PT56B | 1 | A11/MPI_ADDR25 |
| G20 | PT37A | 1 | A12/MPI_ADDR26 | PT56A | 1 | A12/MPI_ADDR26 |
| K21 | PT35D | 1 | D11/MPI_DATA11 | PT55D | 1 | D11/MPI_DATA11 |
| K22 | PT35C | 1 | D12/MPI_DATA12 | PT55C | 1 | D12/MPI_DATA12 |
| A20 | PT35B | 1 | A13/MPI_ADDR27 | PT55B | 1 | A13/MPI_ADDR27 |
| B20 | PT35A | 1 | A14/MPI_ADDR28 | PT55A | 1 | A14/MPI_ADDR28 |
| L21 | PT33D | 1 | A16/MPI_ADDR30 | PT53D | 1 | A16/MPI_ADDR30 |
| L20 | PT33C | 1 | D13/MPI_DATA13 | PT53C | 1 | D13/MPI_DATA13 |
| D20 | PT33B | 1 | A15/MPI_ADDR29 | PT53B | 1 | A15/MPI_ADDR29 |
| E20 | PT33A | 1 | A17/MPI_ADDR31 | PT53A | 1 | A17/MPI_ADDR31 |
| L19 | PT30D | 1 | A19/MPI_TSIZ1 | PT52D | 1 | A19/MPI_TSIZ1 |
| K19 | PT30C | 1 | A20/MPI_BDIP | PT52C | 1 | A20/MPI_BDIP |
| D21 | PT30B | 1 | A18/MPI_TSIZ0 | PT52B | 1 | A18/MPI_TSIZ0 |
| E21 | PT30A | 1 | MPI_TEA | PT52A | 1 | MPI_TEA |
| M20 | PT28D | 1 | D14/MPI_DATA14 | PT51D | 1 | D14/MPI_DATA14 |
| M19 | PT28C | 1 | DP1/MPI_PAR1 | PT51C | 1 | DP1/MPI_PAR1 |
| F21 | PT27B | 1 | A21/MPI_BURST | PT51B | 1 | A21/MPI_BURST |
| G21 | PT27A | 1 | D15/MPI_DATA15 | PT51A | 1 | D15/MPI_DATA15 |
| H24 | B_REFCLKP_L | - | | B_REFCLKP_L | - | |
| J24 | B_REFCLKN_L | - | | B_REFCLKN_L | - | |
| L22 | VCC12 | - | | VCC12 | - | |
| E26 | B_VDDIB3_L | - | | B_VDDIB3_L | - | |
| G22 | VCC12 | - | | VCC12 | - | |
| E22 | B_HDINP3_L | - | PCS 361 CH 3 IN P | B_HDINP3_L | - | PCS 361 CH 3 IN P |
| F22 | B_HDINN3_L | - | PCS 361 CH 3 IN N | B_HDINN3_L | - | PCS 361 CH 3 IN N |
| A21 | B_HDOUTP3_L | - | PCS 361 CH 3 OUT P | B_HDOUTP3_L | - | PCS 361 CH 3 OUT P |
| L24 | VCC12 | - | | VCC12 | - | |
| B21 | B_HDOUTN3_L | - | PCS 361 CH 3 OUT N | B_HDOUTN3_L | - | PCS 361 CH 3 OUT N |
| D22 | B_VDDOB3_L | - | | B_VDDOB3_L | - | |
| B22 | B_HDOUTN2_L | - | PCS 361 CH 2 OUT N | B_HDOUTN2_L | - | PCS 361 CH 2 OUT N |
| D23 | B_VDDOB2_L | - | | B_VDDOB2_L | - | |
| A22 | B_HDOUTP2_L | - | PCS 361 CH 2 OUT P | B_HDOUTP2_L | - | PCS 361 CH 2 OUT P |
| K24 | VCC12 | - | | VCC12 | - | |
| F23 | B_HDINN2_L | - | PCS 361 CH 2 IN N | B_HDINN2_L | - | PCS 361 CH 2 IN N |
| E23 | B_HDINP2_L | - | PCS 361 CH 2 IN P | B_HDINP2_L | - | PCS 361 CH 2 IN P |
| D26 | B_VDDIB2_L | - | | B_VDDIB2_L | - | |
| G23 | VCC12 | - | | VCC12 | - | |
| D27 | B_VDDIB1_L | - | | B_VDDIB1_L | - | |
| G24 | VCC12 | - | | VCC12 | - | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AP8 | PB117D | 4 | | PB131D | 4 | |
| AY3 | PB119A | 4 | | PB133A | 4 | |
| AW3 | PB119B | 4 | | PB133B | 4 | |
| AR6 | PB119C | 4 | | PB133C | 4 | |
| AR5 | PB119D | 4 | | PB133D | 4 | |
| AU5 | PB120A | 4 | | PB134A | 4 | |
| AV5 | PB120B | 4 | | PB134B | 4 | |
| AL12 | PB120C | 4 | | PB134C | 4 | |
| AL11 | PB120D | 4 | | PB134D | 4 | |
| AV3 | PB121A | 4 | | PB135A | 4 | |
| AV4 | PB121B | 4 | | PB135B | 4 | |
| AN9 | PB121C | 4 | | PB135C | 4 | |
| AN8 | PB121D | 4 | | PB135D | 4 | |
| AW1 | PB123A | 4 | | PB138A | 4 | |
| AY1 | PB123B | 4 | | PB138B | 4 | |
| AK14 | PB123C | 4 | VREF1_4 | PB138C | 4 | VREF1_4 |
| AK13 | PB123D | 4 | | PB138D | 4 | |
| AV2 | PB124A | 4 | LRC_DLLT_IN_C/LRC_DLLT_FB_D | PB139A | 4 | LRC_DLLT_IN_C/LRC_DLLT_FB_D |
| AW2 | PB124B | 4 | LRC_DLLC_IN_C/LRC_DLLC_FB_D | PB139B | 4 | LRC_DLLC_IN_C/LRC_DLLC_FB_D |
| AM10 | PB124C | 4 | | PB139C | 4 | |
| AM9 | PB124D | 4 | | PB139D | 4 | |
| AV1 | PB125A | 4 | LRC_PLLT_IN_A/LRC_PLLT_FB_B | PB141A | 4 | LRC_PLLT_IN_A/LRC_PLLT_FB_B |
| AU1 | PB125B | 4 | LRC_PLLC_IN_A/LRC_PLLC_FB_B | PB141B | 4 | LRC_PLLC_IN_A/LRC_PLLC_FB_B |
| AL10 | PB125C | 4 | LRC_DLLT_IN_D/LRC_DLLT_FB_C | PB141C | 4 | LRC_DLLT_IN_D/LRC_DLLT_FB_C |
| AL9 | PB125D | 4 | LRC_DLLC_IN_D/LRC_DLLC_FB_C | PB141D | 4 | LRC_DLLC_IN_D/LRC_DLLC_FB_C |
| AT3 | PROBE_VCC | - | | PROBE_VCC | - | |
| AU2 | PROBE_GND | - | | PROBE_GND | - | |
| AP7 | PR95D | 3 | LRC_PLLC_IN_B/LRC_PLLC_FB_A | PR117D | 3 | LRC_PLLC_IN_B/LRC_PLLC_FB_A |
| AN7 | PR95C | 3 | LRC_PLLT_IN_B/LRC_PLLT_FB_A | PR117C | 3 | LRC_PLLT_IN_B/LRC_PLLT_FB_A |
| AR3 | PR95B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E | PR117B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E |
| AR4 | PR95A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E | PR117A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E |
| AP6 | PR94D | 3 | | PR116D | 3 | |
| AN6 | PR94C | 3 | | PR116C | 3 | |
| AT2 | PR94B | 3 | | PR116B | 3 | |
| AR2 | PR94A | 3 | | PR116A | 3 | |
| AM6 | PR93D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F | PR115D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F |
| AL6 | PR93C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F | PR115C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F |
| AP5 | PR93B | 3 | | PR115B | 3 | |
| AN5 | PR93A | 3 | | PR115A | 3 | |
| AL8 | PR91D | 3 | | PR112D | 3 | |
| AK8 | PR91C | 3 | | PR112C | 3 | |
| AP2 | PR91B | 3 | | PR112B | 3 | |
| AN2 | PR91A | 3 | | PR112A | 3 | |
| AJ12 | PR90D | 3 | | PR109D | 3 | |
| AH12 | PR90C | 3 | | PR109C | 3 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AE1 | PR74A | 3 | | PR88A | 3 | |
| AF12 | PR73D | 3 | | PR87D | 3 | |
| AE12 | PR73C | 3 | | PR87C | 3 | |
| AF2 | PR73B | 3 | | PR87B | 3 | |
| AE2 | PR73A | 3 | | PR87A | 3 | |
| AF11 | PR72D | 3 | | PR86D | 3 | |
| AE11 | PR72C | 3 | | PR86C | 3 | |
| AF5 | PR72B | 3 | | PR86B | 3 | |
| AE5 | PR72A | 3 | | PR86A | 3 | |
| AF10 | PR69D | 3 | | PR83D | 3 | |
| AE10 | PR69C | 3 | | PR83C | 3 | |
| AD1 | PR69B | 3 | | PR83B | 3 | |
| AC1 | PR69A | 3 | | PR83A | 3 | |
| AF9 | PR68D | 3 | | PR82D | 3 | |
| AE9 | PR68C | 3 | | PR82C | 3 | |
| AD2 | PR68B | 3 | | PR82B | 3 | |
| AC2 | PR68A | 3 | | PR82A | 3 | |
| AF6 | PR67D | 3 | | PR81D | 3 | |
| AE6 | PR67C | 3 | | PR81C | 3 | |
| AD3 | PR67B | 3 | | PR81B | 3 | |
| AC3 | PR67A | 3 | | PR81A | 3 | |
| AE8 | PR65D | 3 | | PR79D | 3 | |
| AD8 | PR65C | 3 | | PR79C | 3 | |
| AD4 | PR65B | 3 | | PR79B | 3 | |
| AC4 | PR65A | 3 | | PR79A | 3 | |
| AE7 | PR64D | 3 | | PR78D | 3 | |
| AD7 | PR64C | 3 | | PR78C | 3 | |
| AD5 | PR64B | 3 | | PR78B | 3 | |
| AC5 | PR64A | 3 | | PR78A | 3 | |
| AD6 | PR63D | 3 | | PR77D | 3 | |
| AC6 | PR63C | 3 | | PR77C | 3 | |
| AB1 | PR63B | 3 | | PR77B | 3 | |
| AA1 | PR63A | 3 | | PR77A | 3 | |
| AD9 | PR61D | 3 | | PR75D | 3 | |
| AC9 | PR61C | 3 | | PR75C | 3 | |
| AB2 | PR61B | 3 | | PR75B | 3 | |
| AA2 | PR61A | 3 | | PR75A | 3 | |
| AD14 | PR60D | 3 | | PR74D | 3 | |
| AC14 | PR60C | 3 | | PR74C | 3 | |
| AB5 | PR60B | 3 | | PR74B | 3 | |
| AA5 | PR60A | 3 | | PR74A | 3 | |
| AD10 | PR59D | 3 | | PR73D | 3 | |
| AC10 | PR59C | 3 | | PR73C | 3 | |
| Y1 | PR59B | 3 | | PR73B | 3 | |
| W1 | PR59A | 3 | | PR73A | 3 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| J1 | PR25B | 2 | | PR38B | 2 | |
| K1 | PR25A | 2 | | PR38A | 2 | |
| V12 | PR24D | 2 | | PR34D | 2 | |
| U12 | PR24C | 2 | | PR34C | 2 | |
| K2 | PR24B | 2 | | PR34B | 2 | |
| J2 | PR24A | 2 | | PR34A | 2 | |
| R10 | PR22D | 2 | | PR30D | 2 | |
| T10 | PR22C | 2 | | PR30C | 2 | |
| L5 | PR22B | 2 | | PR30B | 2 | |
| K5 | PR22A | 2 | | PR30A | 2 | |
| P9 | PR21D | 2 | | PR26D | 2 | |
| N9 | PR21C | 2 | | PR26C | 2 | |
| L6 | PR21B | 2 | | PR26B | 2 | |
| K6 | PR21A | 2 | | PR26A | 2 | |
| M8 | PR20D | 2 | | PR19D | 2 | |
| M9 | PR20C | 2 | | PR19C | 2 | |
| H1 | PR20B | 2 | | PR19B | 2 | |
| G1 | PR20A | 2 | | PR19A | 2 | |
| U14 | PR18D | 2 | VREF2_2 | PR18D | 2 | VREF2_2 |
| T14 | PR18C | 2 | | PR18C | 2 | |
| H2 | PR18B | 2 | URC_DLLC_IN_D/URC_DLLC_FB_C | PR18B | 2 | URC_DLLC_IN_D/URC_DLLC_FB_C |
| G2 | PR18A | 2 | URC_DLTT_IN_D/URC_DLTT_FB_C | PR18A | 2 | URC_DLTT_IN_D/URC_DLTT_FB_C |
| P10 | PR17D | 2 | URC_PLLC_IN_B/URC_PLLC_FB_A | PR17D | 2 | URC_PLLC_IN_B/URC_PLLC_FB_A |
| N10 | PR17C | 2 | URC_PLLT_IN_B/URC_PLLT_FB_A | PR17C | 2 | URC_PLLT_IN_B/URC_PLLT_FB_A |
| H3 | PR17B | 2 | URC_DLLC_IN_C/URC_DLLC_FB_D | PR17B | 2 | URC_DLLC_IN_C/URC_DLLC_FB_D |
| G3 | PR17A | 2 | URC_DLTT_IN_C/URC_DLTT_FB_D | PR17A | 2 | URC_DLTT_IN_C/URC_DLTT_FB_D |
| R11 | PR16D | 2 | | PR15D | 2 | |
| P11 | PR16C | 2 | | PR15C | 2 | |
| J5 | PR16B | 2 | URC_PLLC_IN_A/URC_PLLC_FB_B | PR15B | 2 | URC_PLLC_IN_A/URC_PLLC_FB_B |
| J6 | PR16A | 2 | URC_PLLT_IN_A/URC_PLLT_FB_B | PR15A | 2 | URC_PLLT_IN_A/URC_PLLT_FB_B |
| P18 | VCCJ | - | | VCCJ | - | |
| P19 | TDO | - | TDO | TDO | - | TDO |
| R21 | TMS | - | | TMS | - | |
| P20 | TCK | - | | TCK | - | |
| P12 | TDI | - | | TDI | - | |
| P17 | PROGRAMN | 1 | | PROGRAMN | 1 | |
| P21 | MPIIRQN | 1 | CFGIRQN/MPI_IRQ_N | MPIIRQN | 1 | CFGIRQN/MPI_IRQ_N |
| P13 | CCLK | 1 | | CCLK | 1 | |
| H10 | RESP_URC | - | | RESP_URC | - | |
| N13 | VCC12 | - | | VCC12 | - | |
| H9 | A_REFCLKN_R | - | | A_REFCLKN_R | - | |
| G9 | A_REFCLKP_R | - | | A_REFCLKP_R | - | |
| F2 | VCC12 | - | | VCC12 | - | |
| H4 | A_VDDIB0_R | - | | A_VDDIB0_R | - | |
| C1 | A_HDINP0_R | - | PCS 3E0 CH 0 IN P | A_HDINP0_R | - | PCS 3E0 CH 0 IN P |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|-------------------------|---------------|------------|-------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| H18 | PT77C | 1 | LDCN/SCS | PT93C | 1 | LDCN/SCS |
| F18 | PT77B | 1 | D8/MPI_DATA8 | PT93B | 1 | D8/MPI_DATA8 |
| E18 | PT77A | 1 | CS1/MPI_CS1 | PT93A | 1 | CS1/MPI_CS1 |
| H19 | PT75D | 1 | D9/MPI_DATA9 | PT90D | 1 | D9/MPI_DATA9 |
| G19 | PT75C | 1 | D10/MPI_DATA10 | PT90C | 1 | D10/MPI_DATA10 |
| D19 | PT75B | 1 | CS0N/MPI_CS0N | PT90B | 1 | CS0N/MPI_CS0N |
| D18 | PT75A | 1 | RDN/MPI_STRB_N | PT90A | 1 | RDN/MPI_STRB_N |
| J20 | PT74D | 1 | WRN/MPI_WR_N | PT89D | 1 | WRN/MPI_WR_N |
| K20 | PT74C | 1 | D7/MPI_DATA7 | PT89C | 1 | D7/MPI_DATA7 |
| E19 | PT74B | 1 | D6/MPI_DATA6 | PT89B | 1 | D6/MPI_DATA6 |
| F19 | PT74A | 1 | D5/MPI_DATA5 | PT89A | 1 | D5/MPI_DATA5 |
| K18 | PT73D | 1 | D4/MPI_DATA4 | PT87D | 1 | D4/MPI_DATA4 |
| J18 | PT73C | 1 | D3/MPI_DATA3 | PT87C | 1 | D3/MPI_DATA3 |
| A19 | PT73B | 1 | D2/MPI_DATA2 | PT87B | 1 | D2/MPI_DATA2 |
| B19 | PT73A | 1 | D1/MPI_DATA1 | PT87A | 1 | D1/MPI_DATA1 |
| H17 | PT71D | 1 | D16/PCLKC1_3/MPI_DATA16 | PT86D | 1 | D16/PCLKC1_3/MPI_DATA16 |
| J17 | PT71C | 1 | D17/PCLKT1_3/MPI_DATA17 | PT86C | 1 | D17/PCLKT1_3/MPI_DATA17 |
| B20 | PT71B | 1 | D0/MPI_DATA0 | PT86B | 1 | D0/MPI_DATA0 |
| C20 | PT71A | 1 | QOUT/CEON | PT86A | 1 | QOUT/CEON |
| M20 | PT70D | 1 | VREF2_1 | PT83D | 1 | VREF2_1 |
| L20 | PT70C | 1 | D18/MPI_DATA18 | PT83C | 1 | D18/MPI_DATA18 |
| F20 | PT70B | 1 | DOU | PT83B | 1 | DOU |
| G20 | PT70A | 1 | MCA_DONE_IN | PT83A | 1 | MCA_DONE_IN |
| K19 | PT69D | 1 | D19/PCLKC1_2/MPI_DATA19 | PT81D | 1 | D19/PCLKC1_2/MPI_DATA19 |
| J19 | PT69C | 1 | D20/PCLKT1_2/MPI_DATA20 | PT81C | 1 | D20/PCLKT1_2/MPI_DATA20 |
| D20 | PT69B | 1 | MCA_CLK_P1_OUT | PT81B | 1 | MCA_CLK_P1_OUT |
| E20 | PT69A | 1 | MCA_CLK_P1_IN | PT81A | 1 | MCA_CLK_P1_IN |
| H21 | PT67D | 1 | D21/PCLKC1_1/MPI_DATA21 | PT78D | 1 | D21/PCLKC1_1/MPI_DATA21 |
| G21 | PT67C | 1 | D22/PCLKT1_1/MPI_DATA22 | PT78C | 1 | D22/PCLKT1_1/MPI_DATA22 |
| B21 | PT67B | 1 | MCA_CLK_P2_OUT | PT78B | 1 | MCA_CLK_P2_OUT |
| C21 | PT67A | 1 | MCA_CLK_P2_IN | PT78A | 1 | MCA_CLK_P2_IN |
| M21 | PT66D | 1 | MCA_DONE_OUT | PT75D | 1 | MCA_DONE_OUT |
| L21 | PT66C | 1 | BUSYN/RCLK/SCK | PT75C | 1 | BUSYN/RCLK/SCK |
| A21 | PT66B | 1 | DP0/MPI_PAR0 | PT75B | 1 | DP0/MPI_PAR0 |
| A20 | PT66A | 1 | MPI_TA | PT75A | 1 | MPI_TA |
| J21 | PT65D | 1 | D23/MPI_DATA23 | PT73D | 1 | D23/MPI_DATA23 |
| K21 | PT65C | 1 | DP2/MPI_PAR2 | PT73C | 1 | DP2/MPI_PAR2 |
| E21 | PT65B | 1 | PCLKC1_0 | PT73B | 1 | PCLKC1_0 |
| F21 | PT65A | 1 | PCLKT1_0/MPI_CLK | PT73A | 1 | PCLKT1_0/MPI_CLK |
| G22 | PT63D | 1 | DP3/PCLKC1_4/MPI_PAR3 | PT71D | 1 | DP3/PCLKC1_4/MPI_PAR3 |
| H22 | PT63C | 1 | D24/PCLKT1_4/MPI_DATA24 | PT71C | 1 | D24/PCLKT1_4/MPI_DATA24 |
| A23 | PT63B | 1 | MPI_RETRY | PT71B | 1 | MPI_RETRY |
| A22 | PT63A | 1 | A0/MPI_ADDR14 | PT71A | 1 | A0/MPI_ADDR14 |
| L22 | PT61D | 1 | A1/MPI_ADDR15 | PT69D | 1 | A1/MPI_ADDR15 |
| M22 | PT61C | 1 | A2/MPI_ADDR16 | PT69C | 1 | A2/MPI_ADDR16 |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| L8 | VCCIO2 | - | | VCCIO2 | - | |
| M3 | VCCIO2 | - | | VCCIO2 | - | |
| P7 | VCCIO2 | - | | VCCIO2 | - | |
| R4 | VCCIO2 | - | | VCCIO2 | - | |
| T12 | VCCIO2 | - | | VCCIO2 | - | |
| U8 | VCCIO2 | - | | VCCIO2 | - | |
| V3 | VCCIO2 | - | | VCCIO2 | - | |
| W11 | VCCIO2 | - | | VCCIO2 | - | |
| Y7 | VCCIO2 | - | | VCCIO2 | - | |
| AB3 | VCCIO3 | - | | VCCIO3 | - | |
| AC7 | VCCIO3 | - | | VCCIO3 | - | |
| AD11 | VCCIO3 | - | | VCCIO3 | - | |
| AE4 | VCCIO3 | - | | VCCIO3 | - | |
| AF8 | VCCIO3 | - | | VCCIO3 | - | |
| AG12 | VCCIO3 | - | | VCCIO3 | - | |
| AH3 | VCCIO3 | - | | VCCIO3 | - | |
| AJ7 | VCCIO3 | - | | VCCIO3 | - | |
| AK11 | VCCIO3 | - | | VCCIO3 | - | |
| AL4 | VCCIO3 | - | | VCCIO3 | - | |
| AM8 | VCCIO3 | - | | VCCIO3 | - | |
| AP3 | VCCIO3 | - | | VCCIO3 | - | |
| AR7 | VCCIO3 | - | | VCCIO3 | - | |
| AU4 | VCCIO3 | - | | VCCIO3 | - | |
| AL16 | VCCIO4 | - | | VCCIO4 | - | |
| AM13 | VCCIO4 | - | | VCCIO4 | - | |
| AM19 | VCCIO4 | - | | VCCIO4 | - | |
| AR11 | VCCIO4 | - | | VCCIO4 | - | |
| AR17 | VCCIO4 | - | | VCCIO4 | - | |
| AT14 | VCCIO4 | - | | VCCIO4 | - | |
| AT20 | VCCIO4 | - | | VCCIO4 | - | |
| AT8 | VCCIO4 | - | | VCCIO4 | - | |
| AW15 | VCCIO4 | - | | VCCIO4 | - | |
| AW21 | VCCIO4 | - | | VCCIO4 | - | |
| AW9 | VCCIO4 | - | | VCCIO4 | - | |
| AY12 | VCCIO4 | - | | VCCIO4 | - | |
| AY18 | VCCIO4 | - | | VCCIO4 | - | |
| AY6 | VCCIO4 | - | | VCCIO4 | - | |
| AL27 | VCCIO5 | - | | VCCIO5 | - | |
| AM24 | VCCIO5 | - | | VCCIO5 | - | |
| AM30 | VCCIO5 | - | | VCCIO5 | - | |
| AR26 | VCCIO5 | - | | VCCIO5 | - | |
| AR32 | VCCIO5 | - | | VCCIO5 | - | |
| AT23 | VCCIO5 | - | | VCCIO5 | - | |
| AT29 | VCCIO5 | - | | VCCIO5 | - | |
| AT35 | VCCIO5 | - | | VCCIO5 | - | |

Thermal Management

Thermal management is recommended as part of any sound FPGA design methodology. To assess the thermal characteristics of a system, Lattice specifies a maximum allowable junction temperature in all device data sheets. Designers must complete a thermal analysis of their specific design to ensure that the device and package do not exceed the junction temperature limits. Refer to the Thermal Management document to find the device/package specific thermal values.

For Further Information


For further information regarding Thermal Management, refer to the following located on the Lattice website at www.latticesemi.com.

- Thermal Management document
- Technical Note TN1101 - Power Estimation and Management for LatticeSC Devices
- Power Calculator tool included with Lattice's ispLEVER design tool, or as a standalone download from www.latticesemi.com/software

January 2010

Data Sheet DS1004

Part Number Description



1. fpBGA = 1.0 mm pitch BGA, fcBGA = 1.0 mm flip-chip BGA (organic and ceramic).


2. Converted to organic fcBGA per PCN #02A-10.

3. Converted to organic fcBGA per PCN #01A-10.

4. Not available in the LatticeSC115 and LatticeSCM115 devices.

Ordering Information

Depending on the speed and temperature grade, the device can either be dual marked or single marked. The commercial grade is one speed grade faster than the associated dual marked industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:



| Temperature Grade | Speed Grade | Single or Dual Mark? |
|-------------------|-------------|----------------------|
| Commercial | -7 | Either OK |
| | -6 | Dual Only |
| | -5 | Single Only |
| Industrial | -6 | Either OK |
| | -5 | Dual Only |

Commercial, Cont.

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA80E-7FCN1152C ¹ | -7 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-6FCN1152C ¹ | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-5FCN1152C ¹ | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-7FFN1152C | -7 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-7FCN1704C ¹ | -7 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-6FCN1704C ¹ | -6 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-5FCN1704C ¹ | -5 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-7FFN1704C | -7 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-6FFN1704C | -6 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-5FFN1704C | -5 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSCM3GA80EP1-7FCN1152C ¹ | -7 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-6FCN1152C ¹ | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-5FCN1152C ¹ | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-7FFN1152C | -7 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-7FCN1704C ¹ | -7 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-6FCN1704C ¹ | -6 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-5FCN1704C ¹ | -5 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-7FFN1704C | -7 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-6FFN1704C | -6 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-5FFN1704C | -5 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA115E-6FCN1152C ¹ | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-5FCN1152C ¹ | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-6FCN1704C ¹ | -6 | Lead-Free Ceramic fcBGA | 1704 | COM | 115.2 |
| LFSC3GA115E-5FCN1704C ¹ | -5 | Lead-Free Ceramic fcBGA | 1704 | COM | 115.2 |
| LFSC3GA115E-6FFN1704C | -6 | Lead-Free Organic fcBGA | 1704 | COM | 115.2 |
| LFSC3GA115E-5FFN1704C | -5 | Lead-Free Organic fcBGA | 1704 | COM | 115.2 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).