



Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### **Details**

|                                |   |
|--------------------------------|---|
| Product Status                 | Obsolete  |
| Number of LABs/CLBs            | 28750   |
| Number of Logic Elements/Cells | 115000  |
| Total RAM Bits                 | 7987200   |
| Number of I/O                  | 942   |
| Number of Gates                | -   |
| Voltage - Supply               | 0.95V ~ 1.26V   |
| Mounting Type                  | Surface Mount   |
| Operating Temperature          | -40°C ~ 105°C (TJ)  |
| Package / Case                 | 1704-BBGA, FCBGA  |
| Supplier Device Package        | 1704-OFCBGA (42.5x42.5)   |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga115e-5ffn1704i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga115e-5ffn1704i</a> |

### Architecture Overview

The LatticeSC architecture contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR). The upper left and upper right corners of the devices contain SERDES blocks and their associated PCS blocks, as shown in Figure 2-1.

Top left and top right corner of the device contain blocks of SERDES. Each block of SERDES contains four channels (quad). Each channel contains a single serializer and de-serializer, synchronization and word alignment logic. The SERDES quad connects with the Physical Coding Sub-layer (PCS) blocks that contain logic to simultaneously perform alignment, coding, de-coding and other functions. The SERDES quad block has separate supply, ground and reference voltage pins.

The PICs contain logic to facilitate the conditioning of signals to and from the I/O before they leave or enter the FPGA fabric. The block provides DDR and shift register capabilities that act as a gearbox between high speed I/O and the FPGA fabric. The blocks also contain programmable Adaptive Input Logic that adjusts the delay applied to signals as they enter the device to optimize setup and hold times and ensure robust performance.

sysMEM EBRs are large dedicated fast memory blocks. They can be configured as RAM, ROM or FIFO. These blocks have dedicated logic to simplify the implementation of FIFOs.


The PFU, PIC and EBR blocks are arranged in a two-dimensional grid with rows and columns as shown in Figure 2-1. These blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

The corners contain the sysCLOCK Analog Phase Locked Loop (PLL) and Delay Locked Loop (DLL) Blocks. The PLLs have multiply, divide and phase shifting capability; they are used to manage the phase relationship of the clocks. The LatticeSC architecture provides eight analog PLLs per device and 12 DLLs. The DLLs provide a simple delay capability and can also be used to calibrate other delays within the device.

Every device in the family has a JTAG Port with internal Logic Analyzer (ispTRACY) capability. The sysCONFIG™ port which allows for serial or parallel device configuration. The system bus simplifies the connections of the external microprocessor to the device for tasks such as SERDES and PCS configuration or interface to the general FPGA logic. The LatticeSC devices use 1.2V as their core voltage operation with 1.0V operation also possible.

high-speed interfaces in the LatticeSC devices. Figure 2-18 shows how differential receivers and drivers are arranged between PIOs.

**Figure 2-18. Differential Drivers and Receivers**



\*Differential Driver only available on right and left of the device.

## PIO

The PIO contains five blocks: an input register block, output register block, tristate register block, update block, and a control logic block. These blocks contain registers for both single data rate (SDR), double data rate (DDR), and shift register operation along with the necessary clock and selection logic.

### Input Register Block

The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-20 show the diagram of the input register block. The signal from the PURE-SPEED I/O buffer (DI) enters the input register block and can be used for three purposes, as a source for the combinatorial (INDD) and clock outputs (INCK), the input into the SDR register/latch block and the input to the delay block. The output of the delay block can be used as combinatorial (INDD) and clock (INCK) outputs, an input to the DDR/Shift Register Block or an input into the SDR register block.


### Input SDR Register/Latch Block

The SDR register/latch block has a latch and a register/latch that can be used in a variety of combinations to provide a registered or latched output (INFF). The latch operates off high-speed input clocks and latches data on the positive going edge. The register/latch operates off the low-speed input clock and registers/latches data on the positive going edge. Both the latch and the register/latch have a clock enable input that is driven by the input clock enable. In addition both have a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR (LSR has precedence over CE) and Global Set Reset GSR enable or disable. The register and latch LSR inputs are driven from LSRI, which is generated from the PIO control MUX. The GSR inputs are driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

### Input Delay Block

The delay block uses 144 tapped delay lines to obtain coarse and fine delay resolution. These delays can be adjusted during configuration or automatically via DLL or AIL blocks. The Adaptive Input Logic (AIL) uses this delay block to adjust automatically the delay in the data path to ensure that it has sufficient setup and hold time.

The delay line in this block matches the delay line that is used in the 12 on-chip DLLs. The delay line can be set via configuration bits or driven from a calibration bus that allows the setting to be controlled either from one of the on-chip DLLs or user logic. Controlling the delay from one of the on-chip DLLs allow the delay to be calibrated to the DLL clock and hence compensated for the variations in process, voltage and temperature.

**Figure 2-21. Input DDR/Shift Register Block**

## Output Register Block

The output register block provides the ability to register signals from the core of the device before they are passed to the PURESPEED I/O buffers. The block contains a register for SDR operation and a group of registers for DDR and shift register operation. The output signal (DO) can be derived directly from one of the inputs (bypass mode), the SDR register or the DDR/shift register block. Figure 2-22 shows the diagram of the Output Register Block.

### Output SDR Register/Latch Block

The SDR register operates on the positive edge of the high-speed clock. It has clock enable that is driven by the clock enable output signal generated by the control MUX. In addition it has a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR (LSR has precedence over CE) and Global Set Reset GSR enable or disable. The register LSR input is driven from LSRO, which is generated from the PIO control MUX. The GSR inputs is driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

### Output DDR/Shift Block

The DDR/Shift block contains registers and associated logic that support DDR and shift register functions using the high-speed clock and the associated transfer from the low-speed clock domain. It functions as a gearbox allowing low-speed parallel data from the FPGA fabric be output as a higher speed serial stream. Each PIO supports DDR and x2 shift functions. If desired PIOs A and B or C and D can be combined to form x4 shift functions. Figure 2-22 shows a simplified block diagram of the shift register block.

**RSDS****Over Recommended Operating Conditions**

| Parameter Symbol                | Description   | Min. | Typ. | Max. | Units |
|---------------------------------|---|------|------|------|-------|
| V <sub>OD</sub>                 | Output voltage, differential, R <sub>T</sub> = 100 ohms | 100  | 200  | 600  | mV    |
| V <sub>OS</sub>                 | Output voltage, common mode                             | 0.5  | 1.2  | 1.5  | V     |
| I <sub>RSDS</sub>               | Differential driver output current                      | 1    | 2    | 6    | mA    |
| V <sub>THD</sub>                | Input voltage differential                              | 100  | —    | —    | mV    |
| V <sub>CM</sub>                 | Input common mode voltage                               | 0.3  | —    | 1.5  | V     |
| T <sub>R</sub> , T <sub>F</sub> | Output rise and fall times, 20% to 80%                  | —    | 500  | —    | ps    |
| T <sub>ODUTY</sub>              | Output clock duty cycle                                 | 45   | 50   | 55   | %     |

Note: Data is for 2mA drive. Other differential driver current options are available.

**LatticeSC/M Family Timing Adders (Continued)**

Over Recommended Operating Conditions at VCC = 1.2V +/- 5%

| Buffer Type   | Description           | -7     |        | -6     |        | -5     |        | Units |
|---------------|-----------------------|--------|--------|--------|--------|--------|--------|-------|
|               |                       | Min.   | Max.   | Min.   | Max.   | Min.   | Max.   |       |
| LVCMOS18_12mA | LVCMOS 1.8 12mA drive | 0.024  | -0.106 | 0.019  | -0.004 | 0.016  | 0.099  | ns    |
| LVCMOS18_16mA | LVCMOS 1.8 16mA drive | 0.074  | -0.134 | 0.08   | -0.022 | 0.088  | 0.089  | ns    |
| LVCMOS18_OD   | LVCMOS 1.8 open drain | 0.002  | -0.206 | 0      | -0.196 | -0.002 | -0.221 | ns    |
| LVCMOS15_4mA  | LVCMOS 1.5 4mA drive  | -0.344 | -0.164 | -0.379 | -0.186 | -0.412 | -0.209 | ns    |
| LVCMOS15_8mA  | LVCMOS 1.5 8mA drive  | -0.125 | -0.137 | -0.145 | -0.157 | -0.164 | -0.176 | ns    |
| LVCMOS15_12mA | LVCMOS 1.5 12mA drive | -0.027 | -0.166 | -0.043 | -0.07  | -0.059 | 0.026  | ns    |
| LVCMOS15_16mA | LVCMOS 1.5 16mA drive | 0.025  | -0.195 | 0.013  | -0.089 | 0.003  | 0.017  | ns    |
| LVCMOS15_OD   | LVCMOS 1.5 open drain | -0.047 | -0.267 | -0.067 | -0.267 | -0.087 | -0.299 | ns    |
| LVCMOS12_2mA  | LVCMOS 1.2 2mA drive  | -0.473 | -0.293 | -0.505 | -0.317 | -0.537 | -0.34  | ns    |
| LVCMOS12_4mA  | LVCMOS 1.2 4mA drive  | -0.218 | -0.239 | -0.25  | -0.271 | -0.28  | -0.303 | ns    |
| LVCMOS12_8mA  | LVCMOS 1.2 8mA drive  | -0.109 | -0.269 | -0.143 | -0.181 | -0.176 | -0.093 | ns    |
| LVCMOS12_12mA | LVCMOS 1.2 12mA drive | -0.054 | -0.3   | -0.085 | -0.203 | -0.114 | -0.106 | ns    |
| LVCMOS12_OD   | LVCMOS 1.2 open drain | -0.126 | -0.371 | -0.166 | -0.398 | -0.204 | -0.43  | ns    |
| PCI33         | PCI                   | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns    |
| PCIX33        | PCI-X 3.3             | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns    |
| PCIX15        | PCI-X 1.5             | 0.208  | 0.227  | 0.233  | 0.312  | 0.259  | 0.398  | ns    |
| AGP1X33       | AGP-1X 3.3            | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns    |
| AGP2X33       | AGP-2X                | -0.216 | -0.791 | -0.417 | -1.263 | -0.618 | -1.735 | ns    |

**LatticeSC/M sysCONFIG Port Timing**

Over Recommended Operating Conditions

| Parameter   | Description   | Min.                 | Max.                 | Units        |
|---|---|----------------------|----------------------|--------------|
| <b>General Configuration Timing</b>                 |   |                      |                      |              |
| $t_{S MODE}$  | M[3:0] Setup Time to INITN High                                     | 0                    | —                    | ns           |
| $t_{H MODE}$  | M[3:0] Hold Time from INITN High                                    | 600                  | —                    | ns           |
| $t_{RW}$  | RESETN Pulse Width Low to Start Reconfiguration (1.2 V)             | 50 (or 100 at 0.95V) | —                    | ns           |
| $t_{PGW}$   | PROGRAMN Pulse Width Low to Start Reconfiguration (1.2 V)           | 50 (or 100 at 0.95V) | —                    | ns           |
| $f_{ESB\_CLK\_FRQ}$                                 | System Bus ESB_CLK Frequency (No Wait States)                       | —                    | 133                  | MHz          |
| <b>sysCONFIG Master Parallel Configuration Mode</b> |   |                      |                      |              |
| $t_{SMB}$   | D[7:0] Setup Time to RCLK High                                      | 6                    | —                    | ns           |
| $t_{HMB}$   | D[7:0] Hold Time to RCLK High                                       | 0                    | —                    | ns           |
| $t_{CLMB}$  | RCLK Low Time (Non-compressed Bitstreams)                           | 0.5                  | 0.5                  | CCLK periods |
|   | RCLK Low Time (Compressed Bitstreams)                               | 0.5                  | 7.5                  | CCLK periods |
| $t_{CHMB}$  | RCLK High Time  | 0.5                  | 0.5                  | CCLK periods |
| <b>sysCONFIG SPI Port</b>                           |   |                      |                      |              |
| $t_{CFGX}$  | INITN High to CSCK Low  | —                    | 80                   | ns           |
| $t_{CSSPI}$   | INITN High to CSSPIN Low  | 0                    | 2                    | μs           |
| $t_{SCK}$   | CSCK Low before CSSPIN Low  | 0                    | —                    | ns           |
| $t_{SOCDO}$   | CSCK Low to Output Valid  | —                    | 15                   | ns           |
| $t_{CSPID}$   | CSSPIN Low to CSCK high Setup Time                                  | —                    | 15                   | ns           |
| $f_{MAXSPI}$  | Max CCLK Frequency - SPI Flash Fast Read Opcode (0x0B) (SPIFASTN=0) | —                    | 50                   | MHz          |
| $t_{SUSPI}$   | SOSPI/D0 Data Setup Time Before CSCK                                | 7                    | —                    | ns           |
| $t_{HSPI}$  | SOSPI/D0 Data Hold Time After CSCK                                  | 2                    | —                    | ns           |
|   | Master Clock Frequency  | Selected value - 30% | Selected value + 30% | MHz          |
|   | Duty Cycle  | 40                   | 60                   | %            |
| <b>sysCONFIG Master Serial Configuration Mode</b>   |   |                      |                      |              |
| $t_{SMS}$   | DIN Setup Time  | 4.4                  | —                    | ns           |
| $t_{HMS}$   | DIN Hold Time   | 0                    | —                    | ns           |
| $f_{CMS}$   | CCLK Frequency (No Divider)   | 90                   | 190                  | MHz          |
| $f_{C\_DIV}$  | CCLK Frequency (Div 128)  | 0.70                 | 1.48                 | MHz          |
| $t_D$   | CCLK to DOUT Delay  | —                    | 7.5                  | ns           |
| <b>sysCONFIG Master Parallel Configuration Mode</b> |   |                      |                      |              |
| $t_{AVMP}$  | RCLK to Address Valid   | —                    | 10                   | ns           |
| $t_{SMP}$   | D[7:0] Setup Time to RCLK High                                      | 6                    | —                    | ns           |
| $t_{HMP}$   | D[7:0] Hold Time to RCLK High                                       | 0                    | —                    | ns           |
| $t_{CLMP}$  | RCLK Low Time (Non-compressed Bitstream)                            | 7.5                  | 7.5                  | CCLK periods |
|   | RCLK Low Time (Compressed Bitstream)                                | 0.5                  | 63.5                 | CCLK periods |
| $t_{CHMP}$  | RCLK High Time  | 0.5                  | 0.5                  | CCLK periods |
| $t_{DMP}$   | CCLK to DOUT  | —                    | 7.5                  | ns           |

**Pin Information Summary (Cont.)**

| Pin Type                                      | 1152 fcBGA       |          |           | 1704 fcBGA |           |
|---|------------------|----------|-----------|------------|-----------|
|   | LFSC/M40         | LFSC/M80 | LFSC/M115 | LFSC/M80   | LFSC/M115 |
| Single Ended User I/O                         | 604              | 660      | 660       | 904        | 942       |
| Differential Pair User I/O                    | 302              | 330      | 330       | 452        | 470       |
| LVDS Output Pairs                             | 78               | 102      | 102       | 114        | 132       |
| Configuration                                 | Dedicated        | 11       | 11        | 11         | 11        |
|   | Muxes/MPI sysBus | 72       | 72        | 72         | 72        |
| JTAG (excluding VCCJ)                         | 4                | 4        | 4         | 4          | 4         |
| Dedicated Pins                                | 4                | 4        | 4         | 4          | 4         |
| VCC   | 44               | 44       | 44        | 76         | 76        |
| VCC12   | 52               | 52       | 52        | 88         | 88        |
| VCCAUX  | 38               | 38       | 38        | 52         | 52        |
| VCCIO   | Bank 1           | 10       | 10        | 10         | 10        |
|   | Bank 2           | 9        | 9         | 12         | 12        |
|   | Bank 3           | 12       | 12        | 14         | 14        |
|   | Bank 4           | 12       | 12        | 14         | 14        |
|   | Bank 5           | 12       | 12        | 14         | 14        |
|   | Bank 6           | 12       | 12        | 14         | 14        |
|   | Bank 7           | 9        | 9         | 12         | 12        |
| VTT   | Bank 2           | 3        | 3         | 4          | 4         |
|   | Bank 3           | 3        | 3         | 4          | 4         |
|   | Bank 4           | 3        | 3         | 5          | 5         |
|   | Bank 5           | 3        | 3         | 5          | 5         |
|   | Bank 6           | 3        | 3         | 4          | 4         |
|   | Bank 7           | 3        | 3         | 4          | 4         |
| GND   | 130              | 130      | 130       | 184        | 184       |
| NC  | 62               | 6        | 6         | 52         | 14        |
| Single Ended User / Differential I/O per Bank | Bank 1           | 80/40    | 80/40     | 80/40      | 80/40     |
|   | Bank 2           | 60/30    | 76/38     | 76/38      | 96/48     |
|   | Bank 3           | 96/48    | 108/54    | 108/54     | 132/66    |
|   | Bank 4           | 106/53   | 106/53    | 106/53     | 184/92    |
|   | Bank 5           | 106/53   | 106/53    | 106/53     | 184/92    |
|   | Bank 6           | 96/48    | 108/54    | 108/54     | 132/66    |
|   | Bank 7           | 60/30    | 76/38     | 76/38      | 96/48     |
| LVDS Output Pairs Per Bank                    | Bank 2           | 15       | 21        | 21         | 27        |
|   | Bank 3           | 24       | 30        | 30         | 39        |
|   | Bank 6           | 24       | 30        | 30         | 39        |
|   | Bank 7           | 15       | 21        | 21         | 27        |
| VCCJ  | 1                | 1        | 1         | 1          | 1         |
| SERDES (signal + power supply)                | 108              | 108      | 108       | 212        | 212       |
| Total   | 1152             | 1152     | 1152      | 1704       | 1704      |

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M15      |            |                    | LFSC/M25      |            |                    |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
|             | Ball Function | VCCIO Bank | Dual Function      | Ball Function | VCCIO Bank | Dual Function      |
| D14         | PT15B         | 1          | A15/MPI_ADDR29     | PT25B         | 1          | A15/MPI_ADDR29     |
| D13         | PT15A         | 1          | A17/MPI_ADDR31     | PT25A         | 1          | A17/MPI_ADDR31     |
| F12         | PT13D         | 1          | A19/MPI_TSIZ1      | PT24D         | 1          | A19/MPI_TSIZ1      |
| F13         | PT13C         | 1          | A20/MPI_BDIP       | PT24C         | 1          | A20/MPI_BDIP       |
| B12         | PT11B         | 1          | A18/MPI_TSIZ0      | PT24B         | 1          | A18/MPI_TSIZ0      |
| B11         | PT11A         | 1          | MPI_TEA            | PT24A         | 1          | MPI_TEA            |
| E12         | PT10D         | 1          | D14/MPI_DATA14     | PT23D         | 1          | D14/MPI_DATA14     |
| D12         | PT10C         | 1          | DP1/MPI_PAR1       | PT23C         | 1          | DP1/MPI_PAR1       |
| G10         | PT9B          | 1          | A21/MPI_BURST      | PT23B         | 1          | A21/MPI_BURST      |
| G9          | PT9A          | 1          | D15/MPI_DATA15     | PT23A         | 1          | D15/MPI_DATA15     |
| C10         | A_VDDIB3_L    | -          |                    | A_VDDIB3_L    | -          |                    |
| E9          | VCC12         | -          |                    | VCC12         | -          |                    |
| B10         | A_HDINP3_L    | -          | PCS 360 CH 3 IN P  | A_HDINP3_L    | -          | PCS 360 CH 3 IN P  |
| B9          | A_HDINN3_L    | -          | PCS 360 CH 3 IN N  | A_HDINN3_L    | -          | PCS 360 CH 3 IN N  |
| A10         | A_HDOUTP3_L   | -          | PCS 360 CH 3 OUT P | A_HDOUTP3_L   | -          | PCS 360 CH 3 OUT P |
| D9          | VCC12         | -          |                    | VCC12         | -          |                    |
| A9          | A_HDOUTN3_L   | -          | PCS 360 CH 3 OUT N | A_HDOUTN3_L   | -          | PCS 360 CH 3 OUT N |
| C9          | A_VDDOB3_L    | -          |                    | A_VDDOB3_L    | -          |                    |
| A8          | A_HDOUTN2_L   | -          | PCS 360 CH 2 OUT N | A_HDOUTN2_L   | -          | PCS 360 CH 2 OUT N |
| C8          | A_VDDOB2_L    | -          |                    | A_VDDOB2_L    | -          |                    |
| A7          | A_HDOUTP2_L   | -          | PCS 360 CH 2 OUT P | A_HDOUTP2_L   | -          | PCS 360 CH 2 OUT P |
| E8          | VCC12         | -          |                    | VCC12         | -          |                    |
| B8          | A_HDINN2_L    | -          | PCS 360 CH 2 IN N  | A_HDINN2_L    | -          | PCS 360 CH 2 IN N  |
| B7          | A_HDINP2_L    | -          | PCS 360 CH 2 IN P  | A_HDINP2_L    | -          | PCS 360 CH 2 IN P  |
| C7          | A_VDDIB2_L    | -          |                    | A_VDDIB2_L    | -          |                    |
| D8          | VCC12         | -          |                    | VCC12         | -          |                    |
| C6          | A_VDDIB1_L    | -          |                    | A_VDDIB1_L    | -          |                    |
| E7          | VCC12         | -          |                    | VCC12         | -          |                    |
| B6          | A_HDINP1_L    | -          | PCS 360 CH 1 IN P  | A_HDINP1_L    | -          | PCS 360 CH 1 IN P  |
| B5          | A_HDINN1_L    | -          | PCS 360 CH 1 IN N  | A_HDINN1_L    | -          | PCS 360 CH 1 IN N  |
| A6          | A_HDOUTP1_L   | -          | PCS 360 CH 1 OUT P | A_HDOUTP1_L   | -          | PCS 360 CH 1 OUT P |
| D7          | VCC12         | -          |                    | VCC12         | -          |                    |
| A5          | A_HDOUTN1_L   | -          | PCS 360 CH 1 OUT N | A_HDOUTN1_L   | -          | PCS 360 CH 1 OUT N |
| C5          | A_VDDOB1_L    | -          |                    | A_VDDOB1_L    | -          |                    |
| A4          | A_HDOUTN0_L   | -          | PCS 360 CH 0 OUT N | A_HDOUTN0_L   | -          | PCS 360 CH 0 OUT N |
| C4          | A_VDDOB0_L    | -          |                    | A_VDDOB0_L    | -          |                    |
| A3          | A_HDOUTP0_L   | -          | PCS 360 CH 0 OUT P | A_HDOUTP0_L   | -          | PCS 360 CH 0 OUT P |
| E6          | VCC12         | -          |                    | VCC12         | -          |                    |
| B4          | A_HDINN0_L    | -          | PCS 360 CH 0 IN N  | A_HDINN0_L    | -          | PCS 360 CH 0 IN N  |
| B3          | A_HDINP0_L    | -          | PCS 360 CH 0 IN P  | A_HDINP0_L    | -          | PCS 360 CH 0 IN P  |
| C3          | A_VDDIB0_L    | -          |                    | A_VDDIB0_L    | -          |                    |
| D6          | VCC12         | -          |                    | VCC12         | -          |                    |
| L5          | NC            | -          |                    | PL21A         | 7          |                    |
| M5          | NC            | -          |                    | PL21B         | 7          |                    |
| G2          | NC            | -          |                    | PL20A         | 7          |                    |

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M15      |            |               | LFSC/M25      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| E19         | NC            | -          |               | NC            | -          |               |
| G21         | NC            | -          |               | NC            | -          |               |
| G20         | NC            | -          |               | NC            | -          |               |
| G19         | NC            | -          |               | NC            | -          |               |
| F9          | NC            | -          |               | NC            | -          |               |
| A11         | NC            | -          |               | NC            | -          |               |
| G7          | NC            | -          |               | NC            | -          |               |
| AH9         | NC            | -          |               | NC            | -          |               |
| H8          | VCC12         | -          |               | VCC12         | -          |               |
| T8          | VCC12         | -          |               | VCC12         | -          |               |
| AB9         | VCC12         | -          |               | VCC12         | -          |               |
| AC8         | VCC12         | -          |               | VCC12         | -          |               |
| AB22        | VCC12         | -          |               | VCC12         | -          |               |
| AC23        | VCC12         | -          |               | VCC12         | -          |               |
| R23         | VCC12         | -          |               | VCC12         | -          |               |
| H23         | VCC12         | -          |               | VCC12         | -          |               |
| H15         | VCC12         | -          |               | VCC12         | -          |               |
| L24         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| T23         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| AC24        | VTT_3         | 3          |               | VTT_3         | 3          |               |
| T25         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| W25         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| AD24        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AE17        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AE18        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AC15        | VTT_5         | 5          |               | VTT_5         | 5          |               |
| AD16        | VTT_5         | 5          |               | VTT_5         | 5          |               |
| AE9         | VTT_5         | 5          |               | VTT_5         | 5          |               |
| AA6         | VTT_6         | 6          |               | VTT_6         | 6          |               |
| T7          | VTT_6         | 6          |               | VTT_6         | 6          |               |
| W6          | VTT_6         | 6          |               | VTT_6         | 6          |               |
| L7          | VTT_7         | 7          |               | VTT_7         | 7          |               |
| P7          | VTT_7         | 7          |               | VTT_7         | 7          |               |
| AA10        | VCC           | -          |               | VCC           | -          |               |
| AA11        | VCC           | -          |               | VCC           | -          |               |
| AA12        | VCC           | -          |               | VCC           | -          |               |
| AA13        | VCC           | -          |               | VCC           | -          |               |
| AA14        | VCC           | -          |               | VCC           | -          |               |
| AA17        | VCC           | -          |               | VCC           | -          |               |
| AA18        | VCC           | -          |               | VCC           | -          |               |
| AA19        | VCC           | -          |               | VCC           | -          |               |
| AA20        | VCC           | -          |               | VCC           | -          |               |
| AA21        | VCC           | -          |               | VCC           | -          |               |
| AA22        | VCC           | -          |               | VCC           | -          |               |
| AA9         | VCC           | -          |               | VCC           | -          |               |

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M15      |            |               | LFSC/M25      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AJ27        | GND           | -          |               | GND           | -          |               |
| AF23        | GND           | -          |               | GND           | -          |               |
| AF22        | GND           | -          |               | GND           | -          |               |
| AE27        | GND           | -          |               | GND           | -          |               |
| AA27        | GND           | -          |               | GND           | -          |               |
| AB29        | GND           | -          |               | GND           | -          |               |
| Y26         | GND           | -          |               | GND           | -          |               |
| AC30        | GND           | -          |               | GND           | -          |               |
| Y29         | GND           | -          |               | GND           | -          |               |
| F30         | GND           | -          |               | GND           | -          |               |
| E27         | GND           | -          |               | GND           | -          |               |
| F27         | GND           | -          |               | GND           | -          |               |
| P25         | GND           | -          |               | GND           | -          |               |
| H29         | GND           | -          |               | GND           | -          |               |
| K29         | GND           | -          |               | GND           | -          |               |
| R24         | GND           | -          |               | GND           | -          |               |
| M28         | GND           | -          |               | GND           | -          |               |
| J27         | GND           | -          |               | GND           | -          |               |
| N26         | GND           | -          |               | GND           | -          |               |
| E20         | GND           | -          |               | GND           | -          |               |
| E21         | GND           | -          |               | GND           | -          |               |
| F21         | GND           | -          |               | GND           | -          |               |
| F23         | GND           | -          |               | GND           | -          |               |
| G23         | GND           | -          |               | GND           | -          |               |
| D21         | GND           | -          |               | GND           | -          |               |
| D20         | GND           | -          |               | GND           | -          |               |
| E18         | GND           | -          |               | GND           | -          |               |
| C20         | GND           | -          |               | GND           | -          |               |
| C11         | GND           | -          |               | GND           | -          |               |
| A12         | GND           | -          |               | GND           | -          |               |
| E11         | GND           | -          |               | GND           | -          |               |
| F8          | GND           | -          |               | GND           | -          |               |
| G8          | GND           | -          |               | GND           | -          |               |
| D11         | GND           | -          |               | GND           | -          |               |
| D10         | GND           | -          |               | GND           | -          |               |
| H7          | GND           | -          |               | GND           | -          |               |
| F10         | GND           | -          |               | GND           | -          |               |
| E10         | GND           | -          |               | GND           | -          |               |
| AC16        | NC            | -          |               | NC            | -          |               |
| J22         | VCC           | -          |               | VCC           | -          |               |
| J9          | VCC           | -          |               | VCC           | -          |               |
| B2          | NC            | -          |               | NC            | -          |               |
| C2          | RESPN_ULC     | -          |               | RESPN_ULC     | -          |               |
| C29         | RESPN_URC     | -          |               | RESPN_URC     | -          |               |

**LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M25      |            |               | LFSC/M40      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| E22         | VCC12         | -          |               | VCC12         | -          |               |
| E21         | VCC12         | -          |               | VCC12         | -          |               |
| E3          | VCC12         | -          |               | VCC12         | -          |               |
| E4          | VCC12         | -          |               | VCC12         | -          |               |
| E6          | VCC12         | -          |               | VCC12         | -          |               |
| E7          | VCC12         | -          |               | VCC12         | -          |               |
| E8          | VCC12         | -          |               | VCC12         | -          |               |
| E9          | VCC12         | -          |               | VCC12         | -          |               |
| E11         | VCC12         | -          |               | VCC12         | -          |               |
| E12         | VCC12         | -          |               | VCC12         | -          |               |
| A23         | GND           | -          |               | GND           | -          |               |
| A31         | GND           | -          |               | GND           | -          |               |
| AA13        | GND           | -          |               | GND           | -          |               |
| AA15        | GND           | -          |               | GND           | -          |               |
| AA18        | GND           | -          |               | GND           | -          |               |
| AA20        | GND           | -          |               | GND           | -          |               |
| AA26        | GND           | -          |               | GND           | -          |               |
| AA6         | GND           | -          |               | GND           | -          |               |
| AB10        | GND           | -          |               | GND           | -          |               |
| AB24        | GND           | -          |               | GND           | -          |               |
| AC14        | GND           | -          |               | GND           | -          |               |
| AC22        | GND           | -          |               | GND           | -          |               |
| AC29        | GND           | -          |               | GND           | -          |               |
| AC3         | GND           | -          |               | GND           | -          |               |
| AD11        | GND           | -          |               | GND           | -          |               |
| AD19        | GND           | -          |               | GND           | -          |               |
| AD27        | GND           | -          |               | GND           | -          |               |
| AD7         | GND           | -          |               | GND           | -          |               |
| AF12        | GND           | -          |               | GND           | -          |               |
| AF18        | GND           | -          |               | GND           | -          |               |
| AF24        | GND           | -          |               | GND           | -          |               |
| AF30        | GND           | -          |               | GND           | -          |               |
| AF4         | GND           | -          |               | GND           | -          |               |
| AG15        | GND           | -          |               | GND           | -          |               |
| AG21        | GND           | -          |               | GND           | -          |               |
| AG9         | GND           | -          |               | GND           | -          |               |
| AJ10        | GND           | -          |               | GND           | -          |               |
| AJ16        | GND           | -          |               | GND           | -          |               |
| AJ20        | GND           | -          |               | GND           | -          |               |
| AJ26        | GND           | -          |               | GND           | -          |               |
| AJ29        | GND           | -          |               | GND           | -          |               |
| AJ4         | GND           | -          |               | GND           | -          |               |
| AK13        | GND           | -          |               | GND           | -          |               |
| AK17        | GND           | -          |               | GND           | -          |               |
| AK23        | GND           | -          |               | GND           | -          |               |
| AK7         | GND           | -          |               | GND           | -          |               |
| AL1         | GND           | -          |               | GND           | -          |               |
| AL32        | GND           | -          |               | GND           | -          |               |
| AM2         | GND           | -          |               | GND           | -          |               |
| AM31        | GND           | -          |               | GND           | -          |               |

**LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M25      |            |               | LFSC/M40      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AA21        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AA22        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB11        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB12        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB15        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB16        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB17        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB18        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB21        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| AB22        | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L11         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L12         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L14         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L15         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L18         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L19         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L21         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| L22         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| M11         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| M12         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| M21         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| M22         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| P11         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| P22         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| R11         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| R22         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| V11         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| V22         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| W11         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| W22         | VCCAUX        | -          |               | VCCAUX        | -          |               |
| N11         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| R10         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| T11         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| U11         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| Y11         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| AB13        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AB14        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AC15        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AB19        | VTT_5         | 5          |               | VTT_5         | 5          |               |
| AB20        | VTT_5         | 5          |               | VTT_5         | 5          |               |
| AC18        | VTT_5         | 5          |               | VTT_5         | 5          |               |
| T22         | VTT_6         | 6          |               | VTT_6         | 6          |               |
| U22         | VTT_6         | 6          |               | VTT_6         | 6          |               |
| Y22         | VTT_6         | 6          |               | VTT_6         | 6          |               |
| N22         | VTT_7         | 7          |               | VTT_7         | 7          |               |
| R23         | VTT_7         | 7          |               | VTT_7         | 7          |               |
| M17         | VCC12         | -          |               | VCC12         | -          |               |
| M16         | VCC12         | -          |               | VCC12         | -          |               |
| T12         | VCC12         | -          |               | VCC12         | -          |               |
| T21         | VCC12         | -          |               | VCC12         | -          |               |

**LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M40      |            |               | LFSC/M80      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AM17        | VCCIO4        | -          |               | VCCIO4        | -          |               |
| AM5         | VCCIO4        | -          |               | VCCIO4        | -          |               |
| AE20        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AE23        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AE26        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AH22        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AH28        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AJ19        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AJ25        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AL18        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AL24        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AL30        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AM21        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AM27        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AA31        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AB29        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AC24        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AD32        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AE28        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AG31        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AK32        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| T29         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| U31         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| V32         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| W28         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| Y26         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| E31         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| G28         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| H32         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| K29         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| L31         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| M25         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| N28         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| P32         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| R25         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| J25         | VCCIO1        | -          |               | VCCIO1        | -          |               |
| N11         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| R12         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| T12         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| AB11        | VTT_3         | 3          |               | VTT_3         | 3          |               |
| W12         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| Y12         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| AC15        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AC16        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AD13        | VTT_4         | 4          |               | VTT_4         | 4          |               |

**LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>**

| Ball Number | LFSC/M115     |            |               |
|-------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function |
| AL5         | GND           | -          |               |
| AM14        | GND           | -          |               |
| AM18        | GND           | -          |               |
| AM24        | GND           | -          |               |
| AM30        | GND           | -          |               |
| AM8         | GND           | -          |               |
| AN1         | GND           | -          |               |
| AN34        | GND           | -          |               |
| AP2         | GND           | -          |               |
| AP33        | GND           | -          |               |
| B1          | GND           | -          |               |
| B34         | GND           | -          |               |
| C11         | GND           | -          |               |
| C12         | GND           | -          |               |
| C13         | GND           | -          |               |
| C14         | GND           | -          |               |
| C17         | GND           | -          |               |
| C21         | GND           | -          |               |
| C22         | GND           | -          |               |
| C23         | GND           | -          |               |
| C24         | GND           | -          |               |
| C26         | GND           | -          |               |
| C27         | GND           | -          |               |
| C30         | GND           | -          |               |
| C31         | GND           | -          |               |
| C4          | GND           | -          |               |
| C5          | GND           | -          |               |
| C8          | GND           | -          |               |
| C9          | GND           | -          |               |
| D18         | GND           | -          |               |
| E32         | GND           | -          |               |
| E4          | GND           | -          |               |
| F19         | GND           | -          |               |
| G16         | GND           | -          |               |
| G29         | GND           | -          |               |
| G7          | GND           | -          |               |
| H3          | GND           | -          |               |
| H31         | GND           | -          |               |
| J10         | GND           | -          |               |
| J15         | GND           | -          |               |
| J26         | GND           | -          |               |
| K20         | GND           | -          |               |
| K23         | GND           | -          |               |

**LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>**

| Ball Number | LFSC/M115     |            |               |
|-------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function |
| Y18         | VCC           | -          |               |
| Y20         | VCC           | -          |               |
| AB15        | VCC12         | -          |               |
| AB20        | VCC12         | -          |               |
| N15         | VCC12         | -          |               |
| N20         | VCC12         | -          |               |
| R13         | VCC12         | -          |               |
| R22         | VCC12         | -          |               |
| Y13         | VCC12         | -          |               |
| Y22         | VCC12         | -          |               |
| AA12        | VCCAUX        | -          |               |
| AA23        | VCCAUX        | -          |               |
| AB12        | VCCAUX        | -          |               |
| AB16        | VCCAUX        | -          |               |
| AB17        | VCCAUX        | -          |               |
| AB18        | VCCAUX        | -          |               |
| AB19        | VCCAUX        | -          |               |
| AB23        | VCCAUX        | -          |               |
| AC12        | VCCAUX        | -          |               |
| AC13        | VCCAUX        | -          |               |
| Y19         | GND           | -          |               |
| AC14        | VCCAUX        | -          |               |
| AC17        | VCCAUX        | -          |               |
| AC21        | VCCAUX        | -          |               |
| AC22        | VCCAUX        | -          |               |
| AC23        | VCCAUX        | -          |               |
| M13         | VCCAUX        | -          |               |
| M14         | VCCAUX        | -          |               |
| M18         | VCCAUX        | -          |               |
| M21         | VCCAUX        | -          |               |
| M22         | VCCAUX        | -          |               |
| N12         | VCCAUX        | -          |               |
| N16         | VCCAUX        | -          |               |
| N17         | VCCAUX        | -          |               |
| N18         | VCCAUX        | -          |               |
| N19         | VCCAUX        | -          |               |
| N23         | VCCAUX        | -          |               |
| P12         | VCCAUX        | -          |               |
| P23         | VCCAUX        | -          |               |
| T13         | VCCAUX        | -          |               |
| T22         | VCCAUX        | -          |               |
| U12         | VCCAUX        | -          |               |
| U13         | VCCAUX        | -          |               |

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M80      |            |                    | LFSC/M115     |            |                    |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
|             | Ball Function | VCCIO Bank | Dual Function      | Ball Function | VCCIO Bank | Dual Function      |
| K14         | VCC12         | -          |                    | VCC12         | -          |                    |
| H11         | B_VDDIB2_R    | -          |                    | B_VDDIB2_R    | -          |                    |
| D8          | B_HDINP2_R    | -          | PCS 3E1 CH 2 IN P  | B_HDINP2_R    | -          | PCS 3E1 CH 2 IN P  |
| E8          | B_HDINN2_R    | -          | PCS 3E1 CH 2 IN N  | B_HDINN2_R    | -          | PCS 3E1 CH 2 IN N  |
| G5          | VCC12         | -          |                    | VCC12         | -          |                    |
| B9          | B_HDOUTP2_R   | -          | PCS 3E1 CH 2 OUT P | B_HDOUTP2_R   | -          | PCS 3E1 CH 2 OUT P |
| L12         | B_VDDOB2_R    | -          |                    | B_VDDOB2_R    | -          |                    |
| A9          | B_HDOUTN2_R   | -          | PCS 3E1 CH 2 OUT N | B_HDOUTN2_R   | -          | PCS 3E1 CH 2 OUT N |
| C5          | B_VDDOB3_R    | -          |                    | B_VDDOB3_R    | -          |                    |
| A10         | B_HDOUTN3_R   | -          | PCS 3E1 CH 3 OUT N | B_HDOUTN3_R   | -          | PCS 3E1 CH 3 OUT N |
| H5          | VCC12         | -          |                    | VCC12         | -          |                    |
| B10         | B_HDOUTP3_R   | -          | PCS 3E1 CH 3 OUT P | B_HDOUTP3_R   | -          | PCS 3E1 CH 3 OUT P |
| E9          | B_HDINN3_R    | -          | PCS 3E1 CH 3 IN N  | B_HDINN3_R    | -          | PCS 3E1 CH 3 IN N  |
| D9          | B_HDINP3_R    | -          | PCS 3E1 CH 3 IN P  | B_HDINP3_R    | -          | PCS 3E1 CH 3 IN P  |
| J13         | VCC12         | -          |                    | VCC12         | -          |                    |
| H12         | B_VDDIB3_R    | -          |                    | B_VDDIB3_R    | -          |                    |
| J12         | VCC12         | -          |                    | VCC12         | -          |                    |
| M14         | B_REFCLKN_R   | -          |                    | B_REFCLKN_R   | -          |                    |
| L14         | B_REFCLKP_R   | -          |                    | B_REFCLKP_R   | -          |                    |
| J14         | VCC12         | -          |                    | VCC12         | -          |                    |
| G12         | C_VDDIB0_R    | -          |                    | C_VDDIB0_R    | -          |                    |
| D10         | C_HDINP0_R    | -          | PCS 3E2 CH 0 IN P  | C_HDINP0_R    | -          | PCS 3E2 CH 0 IN P  |
| E10         | C_HDINN0_R    | -          | PCS 3E2 CH 0 IN N  | C_HDINN0_R    | -          | PCS 3E2 CH 0 IN N  |
| H6          | VCC12         | -          |                    | VCC12         | -          |                    |
| B11         | C_HDOUTP0_R   | -          | PCS 3E2 CH 0 OUT P | C_HDOUTP0_R   | -          | PCS 3E2 CH 0 OUT P |
| M12         | C_VDDOB0_R    | -          |                    | C_VDDOB0_R    | -          |                    |
| A11         | C_HDOUTN0_R   | -          | PCS 3E2 CH 0 OUT N | C_HDOUTN0_R   | -          | PCS 3E2 CH 0 OUT N |
| L11         | C_VDDOB1_R    | -          |                    | C_VDDOB1_R    | -          |                    |
| A12         | C_HDOUTN1_R   | -          | PCS 3E2 CH 1 OUT N | C_HDOUTN1_R   | -          | PCS 3E2 CH 1 OUT N |
| K11         | VCC12         | -          |                    | VCC12         | -          |                    |
| B12         | C_HDOUTP1_R   | -          | PCS 3E2 CH 1 OUT P | C_HDOUTP1_R   | -          | PCS 3E2 CH 1 OUT P |
| E11         | C_HDINN1_R    | -          | PCS 3E2 CH 1 IN N  | C_HDINN1_R    | -          | PCS 3E2 CH 1 IN N  |
| D11         | C_HDINP1_R    | -          | PCS 3E2 CH 1 IN P  | C_HDINP1_R    | -          | PCS 3E2 CH 1 IN P  |
| H13         | VCC12         | -          |                    | VCC12         | -          |                    |
| C6          | C_VDDIB1_R    | -          |                    | C_VDDIB1_R    | -          |                    |
| H15         | VCC12         | -          |                    | VCC12         | -          |                    |
| G13         | C_VDDIB2_R    | -          |                    | C_VDDIB2_R    | -          |                    |
| D12         | C_HDINP2_R    | -          | PCS 3E2 CH 2 IN P  | C_HDINP2_R    | -          | PCS 3E2 CH 2 IN P  |
| E12         | C_HDINN2_R    | -          | PCS 3E2 CH 2 IN N  | C_HDINN2_R    | -          | PCS 3E2 CH 2 IN N  |
| J9          | VCC12         | -          |                    | VCC12         | -          |                    |
| B13         | C_HDOUTP2_R   | -          | PCS 3E2 CH 2 OUT P | C_HDOUTP2_R   | -          | PCS 3E2 CH 2 OUT P |
| K10         | C_VDDOB2_R    | -          |                    | C_VDDOB2_R    | -          |                    |
| A13         | C_HDOUTN2_R   | -          | PCS 3E2 CH 2 OUT N | C_HDOUTN2_R   | -          | PCS 3E2 CH 2 OUT N |
| J10         | C_VDDOB3_R    | -          |                    | C_VDDOB3_R    | -          |                    |
| A14         | C_HDOUTN3_R   | -          | PCS 3E2 CH 3 OUT N | C_HDOUTN3_R   | -          | PCS 3E2 CH 3 OUT N |

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M80      |            |               | LFSC/M115     |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AB25        | VCC           | -          |               | VCC           | -          |               |
| AB26        | VCC           | -          |               | VCC           | -          |               |
| AC16        | VCC           | -          |               | VCC           | -          |               |
| AC18        | VCC           | -          |               | VCC           | -          |               |
| AC20        | VCC           | -          |               | VCC           | -          |               |
| AC23        | VCC           | -          |               | VCC           | -          |               |
| AC25        | VCC           | -          |               | VCC           | -          |               |
| AC27        | VCC           | -          |               | VCC           | -          |               |
| AD17        | VCC           | -          |               | VCC           | -          |               |
| AD19        | VCC           | -          |               | VCC           | -          |               |
| AD21        | VCC           | -          |               | VCC           | -          |               |
| AD22        | VCC           | -          |               | VCC           | -          |               |
| AD24        | VCC           | -          |               | VCC           | -          |               |
| AD26        | VCC           | -          |               | VCC           | -          |               |
| AE16        | VCC           | -          |               | VCC           | -          |               |
| AE18        | VCC           | -          |               | VCC           | -          |               |
| AE20        | VCC           | -          |               | VCC           | -          |               |
| AE21        | VCC           | -          |               | VCC           | -          |               |
| AE22        | VCC           | -          |               | VCC           | -          |               |
| AE23        | VCC           | -          |               | VCC           | -          |               |
| AE25        | VCC           | -          |               | VCC           | -          |               |
| AE27        | VCC           | -          |               | VCC           | -          |               |
| AF17        | VCC           | -          |               | VCC           | -          |               |
| AF19        | VCC           | -          |               | VCC           | -          |               |
| AF21        | VCC           | -          |               | VCC           | -          |               |
| AF22        | VCC           | -          |               | VCC           | -          |               |
| AF24        | VCC           | -          |               | VCC           | -          |               |
| AF26        | VCC           | -          |               | VCC           | -          |               |
| AG18        | VCC           | -          |               | VCC           | -          |               |
| AG20        | VCC           | -          |               | VCC           | -          |               |
| AG23        | VCC           | -          |               | VCC           | -          |               |
| AG25        | VCC           | -          |               | VCC           | -          |               |
| T18         | VCC           | -          |               | VCC           | -          |               |
| T20         | VCC           | -          |               | VCC           | -          |               |
| T23         | VCC           | -          |               | VCC           | -          |               |
| T25         | VCC           | -          |               | VCC           | -          |               |
| U17         | VCC           | -          |               | VCC           | -          |               |
| U19         | VCC           | -          |               | VCC           | -          |               |
| U21         | VCC           | -          |               | VCC           | -          |               |
| U22         | VCC           | -          |               | VCC           | -          |               |
| U24         | VCC           | -          |               | VCC           | -          |               |
| U26         | VCC           | -          |               | VCC           | -          |               |
| V16         | VCC           | -          |               | VCC           | -          |               |
| V18         | VCC           | -          |               | VCC           | -          |               |
| V20         | VCC           | -          |               | VCC           | -          |               |

**Commercial, Cont.**

| Part Number                          | Grade | Package       | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|---------------|-------|-------|----------|
| LFSCM3GA115EP1-6FC1152C <sup>1</sup> | -6    | Ceramic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-5FC1152C <sup>1</sup> | -5    | Ceramic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-6FF1152C              | -6    | Organic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-5FF1152C              | -5    | Organic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-6FC1704C <sup>1</sup> | -6    | Ceramic fcBGA | 1704  | COM   | 115.2    |
| LFSCM3GA115EP1-5FC1704C <sup>1</sup> | -5    | Ceramic fcBGA | 1704  | COM   | 115.2    |
| LFSCM3GA115EP1-6FF1704C              | -6    | Organic fcBGA | 1704  | COM   | 115.2    |
| LFSCM3GA115EP1-5FF1704C              | -5    | Organic fcBGA | 1704  | COM   | 115.2    |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

## Industrial, Cont.

| Part Number                          | Grade | Package                            | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSCM3GA40EP1-6FFN1020I <sup>1</sup> | -6    | Lead-Free Organic fcBGA            | 1020  | IND   | 40.4     |
| LFSCM3GA40EP1-5FFN1020I <sup>1</sup> | -5    | Lead-Free Organic fcBGA            | 1020  | IND   | 40.4     |
| LFSCM3GA40EP1-6FFAN1020I             | -6    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 40.4     |
| LFSCM3GA40EP1-5FFAN1020I             | -5    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 40.4     |
| LFSCM3GA40EP1-6FCN1152I <sup>2</sup> | -6    | Lead-Free Ceramic fcBGA            | 1152  | IND   | 40.4     |
| LFSCM3GA40EP1-5FCN1152I <sup>2</sup> | -5    | Lead-Free Ceramic fcBGA            | 1152  | IND   | 40.4     |
| LFSCM3GA40EP1-6FFN1152I              | -6    | Lead-Free Organic fcBGA            | 1152  | IND   | 40.4     |
| LFSCM3GA40EP1-5FFN1152I              | -5    | Lead-Free Organic fcBGA            | 1152  | IND   | 40.4     |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).2. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number                       | Grade | Package                 | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA80E-6FCN1152I <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1152  | IND   | 80.1     |
| LFSC3GA80E-5FCN1152I <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1152  | IND   | 80.1     |
| LFSC3GA80E-6FFN1152I              | -6    | Lead-Free Organic fcBGA | 1152  | IND   | 80.1     |
| LFSC3GA80E-5FFN1152I              | -5    | Lead-Free Organic fcBGA | 1152  | IND   | 80.1     |
| LFSC3GA80E-6FCN1704I <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1704  | IND   | 80.1     |
| LFSC3GA80E-5FCN1704I <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1704  | IND   | 80.1     |
| LFSC3GA80E-6FFN1704I              | -6    | Lead-Free Organic fcBGA | 1704  | IND   | 80.1     |
| LFSC3GA80E-5FFN1704I              | -5    | Lead-Free Organic fcBGA | 1704  | IND   | 80.1     |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number                          | Grade | Package                 | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSCM3GA80EP1-6FCN1152I <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1152  | IND   | 80.1     |
| LFSCM3GA80EP1-5FCN1152I <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1152  | IND   | 80.1     |
| LFSCM3GA80EP1-6FFN1152I              | -6    | Lead-Free Organic fcBGA | 1152  | IND   | 80.1     |
| LFSCM3GA80EP1-5FFN1152I              | -5    | Lead-Free Organic fcBGA | 1152  | IND   | 80.1     |
| LFSCM3GA80EP1-6FCN1704I <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1704  | IND   | 80.1     |
| LFSCM3GA80EP1-5FCN1704I <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1704  | IND   | 80.1     |
| LFSCM3GA80EP1-6FFN1704I              | -6    | Lead-Free Organic fcBGA | 1704  | IND   | 80.1     |
| LFSCM3GA80EP1-5FFN1704I              | -5    | Lead-Free Organic fcBGA | 1704  | IND   | 80.1     |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Date                   | Version         | Section                                     | Change Summary  |
|------------------------|-----------------|---|---|
| August 2006<br>(cont.) | 01.3<br>(cont.) | DC and Switching Characteristics<br>(cont.) | Updated LatticeSC Family Timing Adders with ispLEVER 6.0 SP1 results  |
|                        |                 |   | Updated PLL Timing Parameters based on PDE testing results  |
|                        |                 |   | Removed RDDATA parameter from sysCONFIG readback timing table   |
|                        |                 | Multiple                                    | Changed TDO/RDDATA to TDO   |
|                        |                 | Pinout Information                          | Removed all MPI signals from SC15 256 pin package Dual Function Column  |
|                        |                 |   | Added note to SC15, SC25 900 pin package that the package supports a 16 bit MPI   |
|                        |                 |   | Added note that pin D3 in an SC15 and SC25 900 pin package should not be used for single-ended outputs  |
|                        |                 |   | Added note that pin D28 in an SC15 and SC25 900 pin package should not be used for single-ended outputs   |
|                        |                 |   | Added note to SC25 1020 pin package that the package supports a 16 bit MPI  |
|                        |                 |   | Added note to SC80 1152 pin package that the package supports a 32 bit MPI  |
|                        |                 |   | Added note to SC80 1704 pin package that the package supports a 32 bit MPI  |
|                        |                 | Ordering Information                        | Changed "fcBGA" for the 1020 packages to "ffBGA"  |
| November 2006          | 01.4            | Introduction                                | LatticeSC Family Selection Guide table – I/O count for SC80 device, 1704 fcBGA package changed to 904/32. I/O count for SC115 device, 1704 fcBGA package changed to 942/32. |
|                        |                 | DC and Switching Characteristics            | DC Electrical Characteristics table – Updated the initialization and standby supply current values.   |
|                        |                 |   | DC Electrical Characteristics table – Updated the sysCONFIG Master Parallel mode RCLK low and RCLK high time specifications.  |
|                        |                 |   | DC Electrical Characteristics table – Updated VCCIO values for LVPECL33 I/Os.   |
|                        |                 | Pin Information                             | Pin Information Summary table - Changed number of single ended user I/Os from 906 to 904 for 1704 fcBGA.  |
|                        |                 |   | Removed the single-ended only output restriction on pins D3 and D28 in an SC15 and SC25 900 pin package.  |
|                        |                 | Ordering Information                        | Ordering Information tables - Changed number of I/Os from 906 to 904 for 1704 fcBGA.  |
|                        |                 |   | Added ordering part numbers for LatticeSC/SCM 40K and 115K LUT devices.   |
|                        |                 |   | Added lead-free ordering part numbers.  |
|                        |                 | Multiple                                    | Changed number of available SC80 I/O from 906 to 904.   |
|                        |                 |   | Changed number of available SC115 I/O from 944 to 942.  |
| January 2007           | 01.4a           | Architecture                                | Added EBR Asynchronous Reset section.   |
| February 2007          | 01.4b           | Architecture                                | Updated EBR Asynchronous Reset section.   |
| March 2007             | 01.5            | Architecture                                | Added EBR asynchronous reset clarification  |
|                        |                 |   | Clarified that differential drivers are not supported in banks 1, 4 and 5   |
|                        |                 | DC and Switching Characteristics            | Added clarification for the description of the junction temperature specification in the Absolute Maximum Ratings section.  |
|                        |                 |   | Updated Initialization and Standby Current table.   |
|                        |                 |   | Updated LatticeSC External Switching Characteristics with ispLEVER 6.1 SP1 results.   |