

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	28750
Number of Logic Elements/Cells	115000
Total RAM Bits	7987200
Number of I/O	942
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1704-BCBGA, FCBGA
Supplier Device Package	1704-CFCBGA (42.5x42.5)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga115e-6fc1704c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DLLs and dynamic glitch free clock MUXs which are required in today's high end system designs. High-speed, high-bandwidth I/O make this family ideal for high-throughput systems.

The ispLEVER® design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeSC family of FPGA devices. Synthesis library support for LatticeSC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeSC device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeSC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Innovative high-performance FPGA architecture, high-speed SERDES with PCS support, sysMEM embedded memory and high performance I/O are combined in the LatticeSC to provide excellent performance for today's leading edge systems designs. Table 1-3 details the performance of several common functions implemented within the LatticeSC.

Table 1-3. Speed Performance for Typical Functions<sup>1</sup>

Functions	Performance (MHz) <sup>2</sup>
32-bit Address Decoder	539
64-bit Address Decoder	517
32:1 Multiplexer	779
64-bit Adder (ripple)	353
32x8 Distributed Single Port (SP) RAM	768
64-bit Counter (up or down counter, non-loadable)	369
True Dual-Port 1024x18 bits	372
FIFO Port A: x36 bits, B: x9 bits	375


For additional information, see Typical Building BLock Function Performance table in this data sheet.

<sup>2.</sup> Advance information (-7 speed grade).

- Two outputs per PLL
- · Clock divider outputs
- Digital Clock Select (DCS) block outputs
- Three outputs per SERDES quad

Figure 2-5 shows the arrangement of the primary clock sources.

Figure 2-5. Clock Sources



### **Primary Clock Routing**

The clock routing structure in LatticeSC devices consists of 12 Primary Clock lines per quadrant. The primary clocks are generated from 64:1 MUXs located in each quadrant. Three of the inputs to each 64:1 MUX comes from local routing, one is connected to GND and rest of the 60 inputs are from the primary clock sources. Figure 2-6 shows this clock routing.

Table 2-5. sysMEM Block Configurations

Memory Mode	Configurations
Single Port	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36
True Dual Port	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18
Pseudo Dual Port	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36
FIFO	16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36

### **Bus Size Matching**

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### **RAM Initialization and ROM Operation**

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output. A clock is required even in asynchronous read mode.

The EBR memory supports two forms of write behavior for dual port operation:

- 1. **Normal** data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output.
- Write Through a copy of the input data appears at the output of the same port.

### **FIFO Configuration**

The FIFO has a write port with Data-in, WCE, WE and WCLK signals. There is a separate read port with Data-out, RCE, RE and RCLK signals. The FIFO internally generates Almost Full, Full, Almost Empty, and Empty Flags. The Full and Almost Full flags are registered with WCLK. The Empty and Almost Empty flags are registered with RCLK.

Table 2-6. Input/Output/Tristate Gearing Resource Rules

	Inj	out/Output Lo	gic	Tri-State/Bidi		
PIO	x1	x2	x4	x1	x2/x4	
Α	?	?	?	?	N/A	
В	?	No I/O Logic	No I/O Logic	?	N/A	
С	?	?	No I/O Logic	?	N/A	
D	?	No I/O Logic	No I/O Logic	?	N/A	

Note: Pin can still be used without I/O logic.


### **Control Logic Block**

The control logic block allows the modification of control signals selected by the routing before they are used in the PIO. It can optionally invert all signals passing through it except the Global Set/Reset. Global Set/Reset can be enabled or disabled. It can route either the edge clock or the clock to the high-speed clock nets. The clock provided to the PIO by routing is used as the slow-speed clocks. In addition this block contains delays that can be inserted in the clock nets to enable Lattice's unique cycle boosting capability.

### **Update Block**

The update block is used to generate the POS update and NEG update signals used by the DDR/Shift register blocks within the PIO. Note the update block is only required in shift modes. This is required in order to do the high speed to low speed handoff. One of these update signals is also selected and output from the PIC as the signal UPDATE. It consists of a shift chain that operates off either the high-speed input or output clock. The values of each register in the chain are set or reset depending on the desired mode of operation. The set/reset signal is generated from either the edge reset ELSR or the local reset LSR. These signals are optionally inverted by the Control Logic Block and provided to the update block as ELSRUP and LSRUP. The Lattice design tools automatically configure and connect the update block when one of the DDR or shift register primitives is used.

Figure 2-25. Update Block



### **PURESPEED I/O Buffer**

Each I/O is associated with a flexible buffer referred to as PURESPEED I/O buffer. These buffers are arranged around the periphery of the device in seven groups referred to as Banks. The PURESPEED I/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL. The availability of programmable on-chip termination for both input and output use, further enhances the utility of these buffers.

this allows for easy integration with the rest of the system. These capabilities make the LatticeSC ideal for many multiple power supply and hot-swap applications. The maximum current during hot socketing is 4mA. See Hot Socketing Specifications in Chapter 3 of this data sheet.

### **Power-Up Requirements**

To prevent high power supply and input pin currents, each VCC, VCC12, VCCAUX, VCCIO and VCCJ power supplies must have a monotonic ramp up time of 75 ms or less to reach its minimum operating voltage. Apart from VCC and VCC12, which have an additional requirement, and VCCIO and VCCAUX, which also have an additional requirement, the VCC, VCC12, VCCAUX, VCCIO and VCCJ power supplies can ramp up in any order, with no restriction on the time between them. However, the ramp time for each must be 75 ms or less. Configuration of the device will not proceed until the last power supply has reached its minimum operating voltage.

#### Additional Requirement for VCC and VCC12:

VCC12 must always be higher than VCC. This condition must be maintained at ALL times, including during powerup and power-down. Note that for 1.2V only operation, it is advisable to source both of these supplies from the same power supply.

#### Additional Requirement for VCCIO and VCCAUX:

If any VCCIOs are 1.2/1.5/1.8V, then VCCAUX MUST be applied before them. If any VCCIO is 1.2/1.5/1.8V and is powered up before VCCAUX, then when VCCAUX is powered up, it may drag VCCIO up with it as it crosses through the VCCIO value. (Note: If the VCCIO supply is capable of sinking current, as well as the more usual sourcing capability, this behavior is eliminated. However, the amount of current that the supply needs to sink is unknown and is likely to be in the hundreds of milliamps range).

### **Power-Down Requirements**

To prevent high power supply and input pin currents, power must be removed monotonically from either VCC or VCCAUX (and must reach the power-down trip point of 0.5V for VCC, 0.95V for VCCAUX) before power is removed monotonically from VCC12, any of the VCCIOs, or VCCJ. Note that VCC12 can be removed at the same time as VCC, but it cannot be removed earlier. In many applications, VCC and VCC12 will be sourced from the same power supply and so will be removed together. For systems where disturbance of the user pins is a don't care condition, the power supplies can be removed in any order as long as they power down monotonically within 200ms of each other.

Additionally, if any banks have VCCIO=3.3V nominal (potentially banks 1, 4, 5) then VCCIO for those banks must not be lower than VCCAUX during power-down. The normal variation in ramp-up times of power supplies and voltage regulators is not a concern here.

Note: The SERDES power supplies are NOT included in these requirements and have no specific sequencing requirements. However, when using the SERDES with VDDIB or VDDOB that is greater than 1.2V (1.5V nominal for example), the SERDES should not be left in a steady state condition with the 1.5V power applied and the 1.2V power not applied. Both the 1.2V and 1.5V power should be applied to the SERDES at nominally the same time. The normal variation in the ramp-up times of power supplies and voltage regulators is not a concern here.

### **SERDES Power Supply Sequencing Requirements**

When using the SERDES with 1.5V VDDIB or VDDOB supplies, the SERDES should not be left in a steady state condition with the 1.5V power applied and the 1.2V power not applied. Both the 1.2V and the 1.5V power should be applied to the SERDES at nominally the same time. The normal variation in ramp-up times of power supples and voltage regulators is not a concern.

#### Additional Requirement for SERDES Power Supply

All VCC12 pins need to be connected on all devices independent of functionality used on the device. This analog supply is used by both the RX and TX portions of the SERDES and is used to control the core SERDES logic regardless of the SERDES being used in the design. VDDIB and VDDOB are used as supplies for the terminations on the CML input and output buffers. If a particular channel is not used, these can be UNCONNECTED (floating).

- 8-bit SERDES Only
- 10-bit SERDES Only
- SONET (STS-12/STS-48)
- Gigabit Ethernet
- · Fibre Channel
- XAUI
- Serial RapidIO
- PCI-Express
- · Generic 8b10b


#### flexiPCS Quad

The flexiPCS logic is arranged in quads containing logic for four independent full-duplex data channels. Each device in the LatticeSC family has up to eight quads of flexiPCS logic. The LatticeSC Family Selection Guide table on the first page of this data sheet contains the number of flexiPCS channels present on the chip. Note that in some packages (particularly lower pin count packages), not all channels from all quads on a given device may be bonded to package pins.

Each quad supports up to four channels of full-duplex data and can be programmed into any one of several protocol based modes. Each quad requires its own reference clock which can be sourced externally or from the FPGA logic. The user can utilize between one and four channels in a quad, depending on the application.

Figure 2-30 shows an example of four flexiPCS quads in a LatticeSC device. Quads are labeled according to the address of their software controlled registers.

Figure 2-30. LatticeSC flexiPCS



Since each quad has its own reference clock, different quads can support different standards on the same chip. This feature makes the LatticeSC family of devices ideal for bridging between different standards.



# LatticeSC/M Family Data Sheet **DC and Switching Characteristics**

December 2011 Data Sheet DS1004

# **Absolute Maximum Ratings**

Supply Voltage V <sub>CC</sub> , V <sub>CC12</sub> , V <sub>DDIB</sub> , V <sub>DDOB</sub>	0.5 to 1.6V
Supply Voltage V <sub>CCAUX</sub> , V <sub>DDAX25</sub> , V <sub>TT</sub>	-0.5 to 2.75V
Supply Voltage V <sub>CCJ</sub>	0.5 to 3.6V
Supply Voltage V <sub>CCIO</sub> (Banks 1, 4, 5)	0.5 to 3.6V
Supply Voltage V <sub>CCIO</sub> (Banks 2, 3, 6, 7)	-0.5 to 2.75V
Input or I/O Tristate Voltage Applied (Banks 1, 4, 5)	0.5 to 3.6V
Input or I/O Tristate Voltage Applied (Banks 2, 3, 6, 7)	-0.5 to 2.75V
Storage Temperature (Ambient)	-65 to 150°C
Junction Temperature Under Bias (Tj)	+125°C

- 1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.
- 4. Undershoot and overshoot of -2V to (VIHMAX +2) volts is permitted for a duration of <20ns.

# **Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub> <sup>5</sup>	Core Supply Voltage (Nominal 1.2V Operation)	0.95	1.26	V
V <sub>CCAUX</sub> <sup>6</sup>	Programmable I/O Auxiliary Supply Voltage	2.375	2.625	V
V <sub>CCIO</sub> <sup>1, 2, 5, 6</sup>	Programmable I/O Driver Supply Voltage (Banks 1, 4, 5)	1.14	3.45	V
V <sub>CCIO</sub> <sup>1, 2, 5, 6</sup>	Programmable I/O Driver Supply Voltage (Banks 2, 3, 6, 7)	1.14	2.625	V
V <sub>CC12</sub> <sup>4, 5</sup>	Internal 1.2V Power Supply Voltage for Configuration Logic and FPGA PLL, SERDES PLL Power Supply Voltage and SERDES Analog Supply Voltage	1.14	1.26	V
$V_{\rm DDIB}$	SERDES Input Buffer Supply Voltage	1.14	1.575	V
$V_{DDOB}$	SERDES Output Buffer Supply Voltage	1.14	1.575	V
V <sub>DDAX25</sub>	SERDES Termination Auxiliary Supply Voltage	2.375	2.625	V
V <sub>CCJ</sub> <sup>1, 5</sup>	Supply Voltage for IEEE 1149.1 Test Access Port	1.71	3.45	V
V <sub>TT</sub> <sup>2, 3</sup>	Programmable I/O Termination Power Supply	0.5	V <sub>CCAUX</sub> - 0.5	V
t <sub>JCOM</sub>	Junction Temperature, Commercial Operation	0	+85	С
t <sub>JIND</sub>	Junction Temperature, Industrial Operation	-40	105	С

- 1. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 2.5V, they must be connected to the same power supply as  $V_{CCAUX}$ .
- 2. See recommended voltages by I/O standard in subsequent table.
- 3. When V<sub>TT</sub> termination is not required, or used to provide the common mode termination voltage (V<sub>CMT</sub>), these pins can be left unconnected
- 4. V<sub>CC12</sub> cannot be lower than V<sub>CC</sub> at any time. For 1.2V operation, it is recommended that the V<sub>CC</sub> and V<sub>CC12</sub> supplies be tied together with proper noise decoupling between the digital VCC and analog VCC12 supplies.
- 5.  $V_{CC,}$   $V_{CCIO}$  (all banks),  $V_{CC12}$  and  $V_{CCJ}$  must reach their minimum values before configuration will proceed. 6. If  $V_{CCIO}$  for a bank is nominally 1.2V/1.5V/1.8V, then  $V_{CCAUX}$  must always be higher than  $V_{CCIO}$  during power up.

# **Initialization and Standby Supply Current**

The table below indicates initialization and standby supply current while operating at 85°C junction temperature  $(T_J)$ , which is the high end of the commercial temperature range, and 105°C, which is the high end of the industrial temperature range. This data assumes all outputs are tri-stated and all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND. The remaining SERDES supply current for  $V_{DDIB}$  and  $V_{DDOB}$  is detailed in the SERDES section of this data sheet. For power at your design temperature, it is recommended to use the Power Calculator tool which is accessible in ispLEVER or can be used as a standalone tool. For more information on supply current, see the reference to additional technical documentation available at the end of this data sheet.

### **Over Recommended Operating Conditions**

				25°C Typ. <sup>1</sup>		°C IX.²	105°C Max. <sup>2</sup>	Units
Symbol	Condition	Parameter	Device	All	-5, -6	-7	-5, -6	
			LFSC/M15	65	449	678	755	mA
			LFSC/M25	113	798	1255	1343	mA
	(VCC = 1.2V +/- 5%)	Core Operating Power Supply Current	LFSC/M40	159	1178	2006	1981	mA
		Garrent	LFSC/M80	276	2122	3827	3569	mA
l			LFSC/M115	454	3376	_	5679	mA
Icc			LFSC/M15	45	312	471	524	mA
			LFSC/M25	79	554	872	933	mA
	(VCC = 1.0V +/- 5%)	Core Operating Power Supply Current	LFSC/M40	110	818	1393	1375	mA
			LFSC/M80	191	1473	2658	2478	mA
			LFSC/M115	315	2344	_	3943	mA
			LFSC/M15	23	39	59	35	mA
		1.2V Power Supply Current for	LFSC/M25	25	50	78	56	mA
I <sub>CC12</sub>		Configuration Logic, FPGA PLL, SERDES PLL and SERDES	LFSC/M40	31	78	133	89	mA
		Analog Supplies	LFSC/M80	50	108	195	123	mA
			LFSC/M115	65	131	_	154	mA
			LFSC/M15	7	12	19	14	mA
		Associtions Consumbing December Consumb	LFSC/M25	9	16	25	18	mA
I <sub>CCAUX</sub>		Auxiliary Operating Power Supply Current	LFSC/M40	12	23	39	25	mA
			LFSC/M80	13	25	45	23	mA
			LFSC/M115	16	27	_	26	mA
			LFSC/M15	0.1	0.2	0.3	0.2	mA
1		Bords Bousey County Course	LFSC/M25	0.3	0.6	1.0	0.7	mA
I <sub>CCIO</sub> and I <sub>CCJ</sub>		Bank Power Supply Current (per bank)	LFSC/M40	0.4	0.9	1.5	1.0	mA
000		W	LFSC/M80	0.5	1.1	2.1	1.3	mA
	·"		LFSC/M115	0.7	1.5	_	1.8	mA

<sup>1.</sup>  $I_{CC}$  is specified at  $T_J = 25^{\circ}C$  and typical  $V_{CC}$ .

<sup>2.</sup> I<sub>CC</sub> is specified at the respective commercial and industrial maximum T<sub>J</sub> and V<sub>CC</sub> limits.

# **Switching Characteristics**

All devices are 100% functionally tested. Listed below are representative values of internal and external timing parameters. For more specific, more precise, and worst-case guaranteed data at a particular temperature and voltage, use the values reported by the static timing analyzer in the ispLEVER design tool from Lattice and back-annotate to the simulation net list.

# LatticeSC/M External Switching Characteristics<sup>3</sup>

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

General I/O Pin Parameters (using Primary Clock without PLL)*   Co			_	6	-5					
CO   Global Clock Input to Output - PIO Output Register   Siter   Global Clock Input Setup - PIO Input Register   Siter   Si	Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units	
Solution   Section   Sec	General I/O	Pin Parameters (using Primary Clock without F	PLL) <sup>2</sup>							
Su   without fixed input delay   1.73   1.95   2.16   1.	t <sub>CO</sub>		2.83	5.74	2.83	6.11	2.83	6.49	ns	
Without fixed input delay	t <sub>SU</sub>		-0.66	_	-0.66	_	-0.66	_	ns	
SU_IDLY   with input delay   0.86	t <sub>H</sub>		1.73	_	1.95	_	2.16	_	ns	
H_IDIY   with input delay   0.17	t <sub>SU_IDLY</sub>		0.86	_	1.03	_	1.20	_	ns	
f <sub>MAX_IO</sub> Global Clock frequency of I/O register         — 1000         — 116         p           General I/O Pin Parameters (using Primary Clock with PLL) <sup>1, 2</sup> tco         Global Clock Input to Output - PIO Output Register without fixed input delay         -0.07         — 0.07         <	t <sub>H_IDLY</sub>		-0.17	_	-0.17	_	-0.17	_	ns	
tGC_SKEW         Global Clock skew         —         89         —         103         —         116         p           General I/O Pin Parameters (using Primary Clock with PLL)**.²         tco         Global Clock Input to Output - PIO Output Reg- ister         2.25         4.81         2.25         5.08         2.25         5.37         n           tsu         Global Clock Input Setup - PIO Input Register without fixed input delay         -0.07         —         1.04         —         -0.07	f <sub>MAX_PFU</sub>	Global Clock frequency of PFU register		700		700		700	MHz	
Content   Co   Global Clock Input to Output - PIO Output Register   Co   Global Clock Input Setup - PIO Input Register   Co   Global Clock Input Setup - PIO Input Register   Co   Co   Co   Co   Co   Co   Co   C	f <sub>MAX_IO</sub>	Global Clock frequency of I/O register	_	1000	_	1000	_	1000	MHz	
tCO         Global Clock Input to Output - PIO Output Register         2.25         4.81         2.25         5.08         2.25         5.37         n           tSU         Global Clock Input Setup - PIO Input Register without fixed input delay         -0.07         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08         -0.08 <t< td=""><td></td><td></td><td>_</td><td>89</td><td>_</td><td>103</td><td>_</td><td>116</td><td>ps</td></t<>			_	89	_	103	_	116	ps	
Solution   Setter   Solution   S	General I/O	Pin Parameters (using Primary Clock with PLL	<b>)</b> <sup>1, 2</sup>							
SU	t <sub>CO</sub>		2.25	4.81	2.25	5.08	2.25	5.37	ns	
Without fixed input delay   0.80	t <sub>SU</sub>		-0.07	_	-0.07	_	-0.07	_	ns	
too Edge Clock Input to Output - PIO Output Register ter    2.38	t <sub>H</sub>		0.80	_	0.93	_	1.04	_	ns	
ter	General I/O	Pin Parameters (using Edge Clock without PLL	_)²	•					•	
the Edge Clock Input Hold - PIO Input Register 0.49 — 0.58 — 0.66 — n  tsu_IDLY Edge Clock Input Hold - PIO Input Register 0.81 — 0.97 — 1.12 — n  thuble Edge Clock Input Hold - PIO Input Register with input delay — 0.34 — -0.34 — -0.34 — n  tec_skew Edge Clock skew — 28 — 32 — 36 p  General I/O Pin Parameters (using Latch FF without PLL)²  tsu Latch FF, Input Setup - PIO Input Register with out fixed input delay — -0.14 — -0.14 — n  thuble Latch FF, Input Hold - PIO Input Register with fixed input delay — -0.68 — 0.77 — n  tsu_IDLY Latch FF, Input Setup - PIO Input Register with input delay — -0.68 — 0.77 — n  tsu_IDLY Latch FF, Input Setup - PIO Input Register with input delay — -0.68 — 0.77 — n  tsu_IDLY Latch FF, Input Setup - PIO Input Register with input delay — -0.68 — 0.77 — n	t <sub>CO</sub>		2.38	4.77	2.38	5.04	2.38	5.33	ns	
tsu_IDLY	t <sub>SU</sub>	Edge Clock Input Setup - PIO Input Register without fixed input delay	-0.08	_	-0.08	_	-0.08	_	ns	
thurst leave with input delay with input delay being the properties of the propertie	t <sub>H</sub>	Edge Clock Input Hold - PIO Input Register	0.49	_	0.58	_	0.66	_	ns	
tec_skew Edge Clock skew — 28 — 32 — 36 p  General I/O Pin Parameters (using Latch FF without PLL)²  tsu Latch FF, Input Setup - PIO Input Register without fixed input delay  the Latch FF, Input Hold - PIO Input Register without fixed input delay  Latch FF, Input Setup - PIO Input Register without fixed input delay  Latch FF, Input Setup - PIO Input Register without fixed input delay  Latch FF, Input Setup - PIO Input Register with input delay  Latch FF, Input Setup - PIO Input Register with input delay  Latch FF, Input Hold - PIO Input Register with input delay  Latch FF, Input Hold - PIO Input Register with input delay  Latch FF, Input Hold - PIO Input Register with input delay — 0.30	t <sub>SU_IDLY</sub>		0.81	_	0.97	_	1.12	_	ns	
General I/O Pin Parameters (using Latch FF without PLL)²  tsu	t <sub>H_IDLY</sub>		-0.34	_	-0.34	_	-0.34	_	ns	
tsu Latch FF, Input Setup - PIO Input Register without out fixed input delay  the Latch FF, Input Hold - PIO Input Register without fixed input delay  to Latch FF, Input Hold - PIO Input Register without fixed input delay  Latch FF, Input Setup - PIO Input Register with one input delay  Latch FF, Input Setup - PIO Input Register with one input delay  Latch FF, Input Hold - PIO Input Register with one of the pion of the pio	t <sub>EC_SKEW</sub>	Edge Clock skew	_	28	_	32	_	36	ps	
th Court fixed input delay  the Latch FF, Input Hold - PIO Input Register without fixed input delay  to Diagram 1	General I/O									
tsu_IDLY   fixed input delay   0.58   - 0.68   - 0.77   - 11    tsu_IDLY   Latch FF, Input Setup - PIO Input Register with input delay   0.70   - 0.68   - 0.77   - 11    tsu_IDLY   Latch FF, Input Hold - PIO Input Register with   -0.30   - 0.30	t <sub>SU</sub>		-0.14	_	-0.14	_	-0.14	_	ns	
turnov Latch FF, Input Hold - PIO Input Register with -0.300.300.300.30	t <sub>H</sub>		0.58	_	0.68	_	0.77	_	ns	
	t <sub>SU_IDLY</sub>		0.70	_	0.68	_	0.77	_	ns	
Input delay	t <sub>H_IDLY</sub>	Latch FF, Input Hold - PIO Input Register with input delay	-0.30	_	-0.30	_	-0.30	_	ns	

<sup>1.</sup> No PLL delay tuning (clock injection removal mode, system clock feedback).

<sup>2.</sup> Using LVCMOS25 12mA I/O. Timing adders for other supported I/O technologies are specified in the LatticeSC Family Timing Adders table.

<sup>3.</sup> Complete Timing Parameters for a user design are incorporated when running ispLEVER. This is a sampling of the key timing parameters. Timing specs are for non-AIL applications.





Figure 3-8. Read Mode with Input and Output Registers





Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive of the clock.

			LFSC/M15			LFSC/M25
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AF4	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D
AE5	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D
AG3	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C
AH2	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C
AD6	PB4C	5		PB4C	5	
AJ2	PB5A	5		PB5A	5	
AK2	PB5B	5		PB5B	5	
AD7	PB5C	5		PB5C	5	
AD8	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AH3	PB7A	5		PB11A	5	
AJ3	PB7B	5		PB11B	5	
AF9	PB7C	5		PB11C	5	
AE10	PB7D	5		PB11D	5	
AK3	PB8A	5		PB12A	5	
AJ4	PB8B	5		PB12B	5	
AE11	PB9A	5		PB13A	5	
AF10	PB9B	5		PB13B	5	
AK4	PB11A	5		PB16A	5	
AK5	PB11B	5		PB16B	5	
AH10	PB12A	5	PCLKT5_3	PB20A	5	PCLKT5_3
AH11	PB12B	5	PCLKC5_3	PB20B	5	PCLKC5_3
AF13	PB12C	5	PCLKT5_4	PB20C	5	PCLKT5_4
AE14	PB12D	5	PCLKC5_4	PB20D	5	PCLKC5_4
AK6	PB13A	5	PCLKT5_5	PB21A	5	PCLKT5_5
AK7	PB13B	5	PCLKC5_5	PB21B	5	PCLKC5_5
AF14	PB13C	5		PB21C	5	
AJ11	PB15A	5	PCLKT5_0	PB23A	5	PCLKT5_0
AJ12	PB15B	5	PCLKC5_0	PB23B	5	PCLKC5_0
AH13	PB15D	5	VREF2_5	PB23D	5	VREF2_5
AK8	PB16A	5	PCLKT5_1	PB24A	5	PCLKT5_1
AK9	PB16B	5	PCLKC5_1	PB24B	5	PCLKC5_1
AH14	PB17A	5	PCLKT5_2	PB25A	5	PCLKT5_2
AG14	PB17B	5	PCLKC5_2	PB25B	5	PCLKC5_2
AK10	PB19A	5		PB28A	5	
AK11	PB19B	5		PB28B	5	
AH15	PB20A	5		PB29A	5	
AG15	PB20B	5		PB29B	5	
AH12	PB21A	5		PB31A	5	
AJ13	PB21B	5		PB31B	5	
AD15	PB21C	5		PB31C	5	
AE15	PB21D	5		PB31D	5	
AK12	PB23A	5		PB32A	5	
AK13	PB23B	5		PB32B	5	
AJ14	PB24A	5		PB33A	5	
AJ15	PB24B	5		PB33B	5	

	LFSC/M15			LFSC/M25		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
U18	GND	-		GND	-	
U19	GND	-		GND	-	
U20	GND	-		GND	-	
V11	GND	-		GND	-	
V12	GND	-		GND	-	
V13	GND	-		GND	-	
V14	GND	-		GND	-	
V15	GND	-		GND	-	
V16	GND	-		GND	-	
V17	GND	-		GND	-	
V18	GND	-		GND	-	
V19	GND	-		GND	-	
V20	GND	-		GND	-	
W11	GND	-		GND	-	
W12	GND	-		GND	-	
W13	GND	-		GND	-	
W14	GND	-		GND	-	
W15	GND	-		GND	-	
W16	GND	-		GND	-	
W17	GND	-		GND	-	
W18	GND	-		GND	-	
W19	GND	-		GND	-	
W20	GND	-		GND	-	
Y11	GND	-		GND	-	
Y12	GND	-		GND	-	
Y13	GND	-		GND	-	
Y14	GND	-		GND	-	
Y15	GND	-		GND	-	
Y16	GND	-		GND	-	
Y17	GND	-		GND	-	
Y18	GND	-		GND	-	
Y19	GND	-		GND	-	
Y20	GND	-		GND	-	
H2	VCCIO7	-		VCCIO7	-	
N4	VCCIO7	-		VCCIO7	-	
N6	VCCIO7	-		VCCIO7	-	
J2	VCCIO7	-		VCCIO7	-	
L2	VCCIO7	-		VCCIO7	-	
H4	VCCIO7	-		VCCIO7	-	
AB2	VCCIO6	-		VCCIO6	-	
AD1	VCCIO6	-		VCCIO6	-	
W4	VCCIO6	-		VCCIO6	-	
AA4	VCCIO6	-		VCCIO6	-	
AE7	VCCIO5	-		VCCIO5	-	
AH6	VCCIO5	-		VCCIO5	-	

		LFS	SC/M25	LFSC/M40		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AM21	PB29A	5		PB38A	5	
AM20	PB29B	5		PB38B	5	
AH21	PB29C	5		PB38C	5	
AH20	PB29D	5		PB38D	5	
AJ18	PB31A	5		PB39A	5	
AK18	PB31B	5		PB39B	5	
AH19	PB31C	5		PB39C	5	
AH18	PB31D	5		PB39D	5	
AL19	PB32A	5		PB41A	5	
AM19	PB32B	5		PB41B	5	
AH17	PB32C	5		PB41C	5	
AG17	PB32D	5		PB41D	5	
AL18	PB33A	5		PB42A	5	
AM18	PB33B	5		PB42B	5	
AC17	PB33C	5		PB42C	5	
AD17	PB33D	5		PB42D	5	
AL17	PB35A	5		PB43A	5	
AM17	PB35B	5		PB43B	5	
AE17	PB35C	5		PB43C	5	
AF17	PB35D	5		PB43D	5	
AM16	PB37A	4		PB45A	4	
AL16	PB37B	4		PB45B	4	
AF16	PB37C	4		PB45C	4	
AE16	PB37D	4		PB45D	4	
AM15	PB38A	4		PB46A	4	
AL15	PB38B	4		PB46B	4	
AD16	PB38C	4		PB46C	4	
AC16	PB38D	4		PB46D	4	
AC10 AM14	PB39A	4		PB47A	4	
AU14 AL14	PB39B	4		PB47B	4	
AG16	PB39B PB39C	4		PB47B	4	
		4			4	
AH16	PB39D			PB47D		
AK15	PB41A	4		PB49A	4	
AJ15	PB41B	4		PB49B	4	
AH15	PB41C	4		PB49C	4	
AH14	PB41D	4		PB49D	4	
AM13	PB42A	4		PB50A	4	
AM12	PB42B	4		PB50B	4	
AH13	PB42C	4		PB50C	4	
AH12	PB42D	4		PB50D	4	
AK14	PB43A	4		PB51A	4	
AJ14	PB43B	4		PB51B	4	
AE15	PB43C	4		PB51C	4	
AD15	PB43D	4		PB51D	4	
AL13	PB46A	4	PCLKT4_2	PB53A	4	PCLKT4_2
AL12	PB46B	4	PCLKC4_2	PB53B	4	PCLKC4_2
AG14	PB46C	4	PCLKT4_7	PB53C	4	PCLKT4_7
AG13	PB46D	4	PCLKC4_7	PB53D	4	PCLKC4_7
AM11	PB47A	4	PCLKT4_1	PB54A	4	PCLKT4_1
AM10	PB47B	4	PCLKC4_1	PB54B	4	PCLKC4_1

		LF	LFSC/M40 LFSC/M80			LFSC/M80
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
Y4	PR48B	3		PR63B	3	
W4	PR48A	3		PR63A	3	
W11	PR47D	3		PR60D	3	
V11	PR47C	3		PR60C	3	
W2	PR47B	3		PR60B	3	
V2	PR47A	3		PR60A	3	
W9	PR45D	3		PR57D	3	
V9	PR45C	3		PR57C	3	
V1	PR45B	3		PR57B	3	
U1	PR45A	3		PR57A	3	
W10	PR44D	3		PR56D	3	
V10	PR44C	3		PR56C	3	
U2	PR44B	3		PR56B	3	
T2	PR44A	3		PR56A	3	
Y8	PR43D	3		PR55D	3	
W8	PR43C	3	VREF1_3	PR55C	3	VREF1_3
W5	PR43B	3		PR55B	3	
V5	PR43A	3		PR55A	3	
V7	PR40D	3	PCLKC3_2	PR52D	3	PCLKC3_2
U7	PR40C	3	PCLKT3_2	PR52C	3	PCLKT3_2
T1	PR40B	3		PR52B	3	
R1	PR40A	3		PR52A	3	
V8	PR39D	3	PCLKC3_3	PR51D	3	PCLKC3_3
U8	PR39C	3	PCLKT3_3	PR51C	3	PCLKT3_3
U5	PR39B	3		PR51B	3	
T5	PR39A	3		PR51A	3	
V6	PR38D	3	PCLKC3_1	PR50D	3	PCLKC3_1
U6	PR38C	3	PCLKT3_1	PR50C	3	PCLKT3_1
T4	PR38B	3	PCLKC3_0	PR50B	3	PCLKC3_0
Т3	PR38A	3	PCLKT3_0	PR50A	3	PCLKT3_0
U9	PR36D	2	PCLKC2_2	PR48D	2	PCLKC2_2
T9	PR36C	2	PCLKT2_2	PR48C	2	PCLKT2_2
R2	PR36B	2	PCLKC2_0	PR48B	2	PCLKC2_0
P2	PR36A	2	PCLKT2_0	PR48A	2	PCLKT2_0
T11	PR35D	2	PCLKC2_3	PR47D	2	PCLKC2_3
U11	PR35C	2	PCLKT2_3	PR47C	2	PCLKT2_3
R4	PR35B	2	PCLKC2_1	PR47B	2	PCLKC2_1
R3	PR35A	2	PCLKT2_1	PR47A	2	PCLKT2_1
T8	PR34D	2		PR46D	2	
R8	PR34C	2		PR46C	2	
P1	PR34B	2		PR46B	2	
N1	PR34A	2		PR46A	2	
R6	PR31D	2		PR43D	2	
P6	PR31C	2		PR43C	2	
M1	PR31B	2		PR43B	2	

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
R12	VTT_2	2					
T12	VTT_2	2					
AB11	VTT_3	3					
W12	VTT_3	3					
Y12	VTT_3	3					
AC15	VTT_4	4					
AC16	VTT_4	4					
AD13	VTT_4	4					
AC19	VTT_5	5					
AC20	VTT_5	5					
AD22	VTT_5	5					
AB24	VTT_6	6					
W23	VTT_6	6					
Y23	VTT_6	6					
N24	VTT_7	7					
R23	VTT_7	7					
T23	VTT_7	7					
M12	VDDAX25_R	-					
M23	VDDAX25_L	-					
Y16	GND	-					
Y14	GND	-					
N21	VCC12	-					
P22	VCC12	-					
AA22	VCC12	-					
AB21	VCC12	-					
AB14	VCC12	-					
AA13	VCC12	-					
P13	VCC12	-					
N14	VCC12	-					
G26	NC	-					
G9	NC	-					
J12	NC	-					
H12	NC	-					
H23	NC	-					
J23	NC	-					

<sup>1.</sup> Differential pair grouping within a PCI is A (True) and B (complement) and C (True) and D (Complement).

<sup>2.</sup> The LatticeSC/M115 in an 1152-pin package supports a 32-bit MPI interface.

			LFSC/M80			LFSC/M115	
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
AD33	PL59D	6		PL73D	6		
AA38	PL60A	6		PL74A	6		
AB38	PL60B	6		PL74B	6		
AC29	PL60C	6		PL74C	6		
AD29	PL60D	6		PL74D	6		
AA41	PL61A	6		PL75A	6		
AB41	PL61B	6		PL75B	6		
AC34	PL61C	6		PL75C	6		
AD34	PL61D	6		PL75D	6		
AA42	PL63A	6		PL77A	6		
AB42	PL63B	6		PL77B	6		
AC37	PL63C	6		PL77C	6		
AD37	PL63D	6		PL77D	6		
AC38	PL64A	6		PL78A	6		
AD38	PL64B	6		PL78B	6		
AD36	PL64C	6		PL78C	6		
AE36	PL64D	6		PL78D	6		
AC39	PL65A	6		PL79A	6		
AD39	PL65B	6		PL79B	6		
AD35	PL65C	6		PL79C	6		
AE35	PL65D	6		PL79D	6		
AC40	PL67A	6		PL81A	6		
AD40	PL67B	6		PL81B	6		
AE37	PL67C	6		PL81C	6		
AF37	PL67D	6		PL81D	6		
AC41	PL68A	6		PL82A	6		
AD41	PL68B	6		PL82B	6		
AE34	PL68C	6		PL82C	6		
AF34	PL68D	6		PL82D	6		
AC42	PL69A	6		PL83A	6		
AD42	PL69B	6		PL83B	6		
AE33	PL69C	6		PL83C	6		
AF33	PL69D	6		PL83D	6		
AE38	PL72A	6		PL86A	6		
AF38	PL72B	6		PL86B	6		
AE32	PL72C	6		PL86C	6		
AF32	PL72D	6		PL86D	6		
AE41	PL73A	6		PL87A	6		
AF41	PL73B	6		PL87B	6		
AE31	PL73C	6		PL87C	6		
AF31	PL73D	6		PL87D	6		
AE42	PL74A	6		PL88A	6		
AF42	PL74B	6		PL88B	6		
AG37	PL74C	6		PL88C	6		
AH37	PL74D	6		PL88D	6		

LFSC/M80				LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
AP41	PL91B	6		PL112B	6		
AK35	PL91C	6		PL112C	6		
AL35	PL91D	6		PL112D	6		
AN38	PL93A	6		PL115A	6		
AP38	PL93B	6		PL115B	6		
AL37	PL93C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F	PL115C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F	
AM37	PL93D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F	PL115D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F	
AR41	PL94A	6		PL116A	6		
AT41	PL94B	6		PL116B	6		
AN37	PL94C	6		PL116C	6		
AP37	PL94D	6		PL116D	6		
AR39	PL95A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E	PL117A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E	
AR40	PL95B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E	PL117B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E	
AN36	PL95C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A	PL117C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A	
AP36	PL95D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A	PL117D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A	
AT40	XRES	-		XRES	-		
AU41	TEMP	6		TEMP	6		
AU42	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B	
AV42	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B	
AL33	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	
AL34	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	
AU38	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	
AV38	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	
AM34	PB4C	5		PB4C	5		
AM33	PB4D	5		PB4D	5		
AV41	PB5A	5		PB5A	5		
AW41	PB5B	5		PB5B	5		
AK30	PB5C	5		PB5C	5		
AK29	PB5D	5	VREF1_5	PB5D	5	VREF1_5	
AW42	PB7A	5		PB7A	5		
AY42	PB7B	5		PB7B	5		
AR37	PB7C	5		PB7C	5		
AR38	PB7D	5		PB7D	5		
AV40	PB8A	5		PB9A	5		
AV39	PB8B	5		PB9B	5		
AN35	PB8C	5		PB9C	5		
AN34	PB8D	5		PB9D	5		
AW40	PB9A	5		PB11A	5		
AY40	PB9B	5		PB11B	5		
AP34	PB9C	5		PB11C	5		
AP35	PB9D	5		PB11D	5		
AW39	PB11A	5		PB12A	5		
AW38	PB11B	5		PB12B	5		
AL32	PB11C	5		PB12C	5		
AL31	PB11D	5		PB12D	5		

	LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
AV32	PB27B	5		PB29B	5		
AU36	PB27C	5		PB29C	5		
AU37	PB27D	5		PB29D	5		
BA35	PB28A	5		PB30A	5		
BA34	PB28B	5		PB30B	5		
AJ26	PB28C	5		PB30C	5		
AJ27	PB28D	5		PB30D	5		
AW33	PB29A	5		PB31A	5		
AW32	PB29B	5		PB31B	5		
AU35	PB29C	5		PB31C	5		
AU34	PB29D	5		PB31D	5		
BB35	PB31A	5		PB33A	5		
BB34	PB31B	5		PB33B	5		
AN29	PB31C	5		PB33C	5		
AP29	PB31D	5		PB33D	5		
AY33	PB32A	5		PB34A	5		
AY32	PB32B	5		PB34B	5		
AR31	PB32C	5		PB34C	5		
AR30	PB32D	5		PB34D	5		
AV31	PB33A	5		PB35A	5		
AV30	PB33B	5		PB35B	5		
AN28	PB33C	5		PB35C	5		
AP28	PB33D	5		PB35D	5		
BA33	PB35A	5		PB37A	5		
BA32	PB35B	5		PB37B	5		
AT30	PB35C	5		PB37C	5		
AT31	PB35D	5		PB37D	5		
BB33	PB36A	5		PB38A	5		
BB32	PB36B	5		PB38B	5		
AM26	PB36C	5		PB38C	5		
AL26	PB36D	5		PB38D	5		
AW30	PB37A	5		PB39A	5		
AW29	PB37B	5		PB39B	5		
AP27	PB37C	5		PB39C	5		
AN27	PB37D	5		PB39D	5		
BA31	PB39A	5		PB41A	5		
BA30	PB39B	5		PB41B	5		
AU32	PB39C	5		PB41C	5		
AU33	PB39D	5		PB41D	5		
BB31	PB40A	5		PB42A	5		
BB30	PB40B	5		PB42B	5		
AR28	PB40C	5		PB42C	5		
AR27	PB40D	5		PB42D	5		
AV29	PB41A	5		PB43A	5		
AV28	PB41B	5		PB43B	5		

			LFSC/M80	LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
K14	VCC12	-		VCC12	-		
H11	B_VDDIB2_R	1		B_VDDIB2_R	-		
D8	B_HDINP2_R	-	PCS 3E1 CH 2 IN P	B_HDINP2_R	-	PCS 3E1 CH 2 IN P	
E8	B_HDINN2_R	-	PCS 3E1 CH 2 IN N	B_HDINN2_R	-	PCS 3E1 CH 2 IN N	
G5	VCC12	-		VCC12	-		
B9	B_HDOUTP2_R	-	PCS 3E1 CH 2 OUT P	B_HDOUTP2_R	-	PCS 3E1 CH 2 OUT P	
L12	B_VDDOB2_R	-		B_VDDOB2_R	-		
A9	B_HDOUTN2_R	-	PCS 3E1 CH 2 OUT N	B_HDOUTN2_R	-	PCS 3E1 CH 2 OUT N	
C5	B_VDDOB3_R	-		B_VDDOB3_R	-		
A10	B_HDOUTN3_R	-	PCS 3E1 CH 3 OUT N	B_HDOUTN3_R	-	PCS 3E1 CH 3 OUT N	
H5	VCC12	-		VCC12	-		
B10	B_HDOUTP3_R	-	PCS 3E1 CH 3 OUT P	B_HDOUTP3_R	-	PCS 3E1 CH 3 OUT P	
E9	B_HDINN3_R	-	PCS 3E1 CH 3 IN N	B_HDINN3_R	-	PCS 3E1 CH 3 IN N	
D9	B_HDINP3_R	-	PCS 3E1 CH 3 IN P	B_HDINP3_R	-	PCS 3E1 CH 3 IN P	
J13	VCC12	-		VCC12	-		
H12	B_VDDIB3_R	-		B_VDDIB3_R	-		
J12	VCC12	ı		VCC12	-		
M14	B_REFCLKN_R	-		B_REFCLKN_R	-		
L14	B_REFCLKP_R	-		B_REFCLKP_R	-		
J14	VCC12	ı		VCC12	-		
G12	C_VDDIB0_R	-		C_VDDIB0_R	-		
D10	C_HDINP0_R	-	PCS 3E2 CH 0 IN P	C_HDINP0_R	-	PCS 3E2 CH 0 IN P	
E10	C_HDINN0_R	-	PCS 3E2 CH 0 IN N	C_HDINN0_R	-	PCS 3E2 CH 0 IN N	
H6	VCC12	-		VCC12	-		
B11	C_HDOUTP0_R	-	PCS 3E2 CH 0 OUT P	C_HDOUTP0_R	-	PCS 3E2 CH 0 OUT P	
M12	C_VDDOB0_R	ı		C_VDDOB0_R	-		
A11	C_HDOUTN0_R	-	PCS 3E2 CH 0 OUT N	C_HDOUTN0_R	-	PCS 3E2 CH 0 OUT N	
L11	C_VDDOB1_R	-		C_VDDOB1_R	-		
A12	C_HDOUTN1_R	-	PCS 3E2 CH 1 OUT N	C_HDOUTN1_R	-	PCS 3E2 CH 1 OUT N	
K11	VCC12	-		VCC12	-		
B12	C_HDOUTP1_R	-	PCS 3E2 CH 1 OUT P	C_HDOUTP1_R	-	PCS 3E2 CH 1 OUT P	
E11	C_HDINN1_R	-	PCS 3E2 CH 1 IN N	C_HDINN1_R	-	PCS 3E2 CH 1 IN N	
D11	C_HDINP1_R	-	PCS 3E2 CH 1 IN P	C_HDINP1_R	-	PCS 3E2 CH 1 IN P	
H13	VCC12	-		VCC12	-		
C6	C_VDDIB1_R	-		C_VDDIB1_R	-		
H15	VCC12	-		VCC12	-		
G13	C_VDDIB2_R	-		C_VDDIB2_R	-		
D12	C_HDINP2_R	-	PCS 3E2 CH 2 IN P	C_HDINP2_R	-	PCS 3E2 CH 2 IN P	
E12	C_HDINN2_R	-	PCS 3E2 CH 2 IN N	C_HDINN2_R	-	PCS 3E2 CH 2 IN N	
J9	VCC12	-		VCC12	-		
B13	C_HDOUTP2_R	-	PCS 3E2 CH 2 OUT P	C_HDOUTP2_R	-	PCS 3E2 CH 2 OUT P	
K10	C_VDDOB2_R	-		C_VDDOB2_R	-		
A13	C_HDOUTN2_R	-	PCS 3E2 CH 2 OUT N	C_HDOUTN2_R	-	PCS 3E2 CH 2 OUT N	
J10	C_VDDOB3_R	-		C_VDDOB3_R	-		
A14	C_HDOUTN3_R	-	PCS 3E2 CH 3 OUT N	C_HDOUTN3_R	-	PCS 3E2 CH 3 OUT N	