



Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 28750 |
| Number of Logic Elements/Cells | 115000 |
| Total RAM Bits | 7987200 |
| Number of I/O | 942 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | -40°C ~ 105°C (TJ) |
| Package / Case | 1704-BBGA, FCBGA |
| Supplier Device Package | 1704-OFCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga115e-6ffn1704i |

Table 2-5. sysMEM Block Configurations

| Memory Mode | Configurations |
|------------------|---|
| Single Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |
| True Dual Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 |
| Pseudo Dual Port | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |
| FIFO | 16,384 x 1 8,192 x 2 4,096 x 4 2,048 x 9 1,024 x 18 512 x 36 |

Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports. The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1 and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output. A clock is required even in asynchronous read mode.

The EBR memory supports two forms of write behavior for dual port operation:

1. **Normal** — data on the output appears only during a read cycle. During a write cycle, the data (at the current address) does not appear on the output.
2. **Write Through** — a copy of the input data appears at the output of the same port.


FIFO Configuration

The FIFO has a write port with Data-in, WCE, WE and WCLK signals. There is a separate read port with Data-out, RCE, RE and RCLK signals. The FIFO internally generates Almost Full, Full, Almost Empty, and Empty Flags. The Full and Almost Full flags are registered with WCLK. The Empty and Almost Empty flags are registered with RCLK.

EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the low-to-high transition of the reset, as shown in Figure 2-16.

Figure 2-16. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of $1/f_{MAX}$ (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM, FIFO and shift register implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-16. The reset timing rules apply to the RPReset input vs. the RE input and the RST input vs. the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For the EBR shift register mode, the GSR signal is always enabled and the local RESET pin is always asynchronous.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled. For more information about on-chip memory, see TN1094, [On-Chip Memory Usage Guide for LatticeSC Devices](#).

Programmable I/O Cells (PIC)

Each PIC contains four PIOs connected to their respective PURESPEED I/O Buffer which are then connected to the PADs as shown in Figure 2-17. The PIO Block supplies the output data (DO) and the Tri-state control signal (TO) to PURESPEED I/O buffer, and receives input (DI) from the buffer. The PIO contains advanced capabilities to allow the support of speeds up to 2Gbps. These include dedicated shift and DDR logic and adaptive input logic. The dedicated resources simplify the design of robust interfaces.

Table 2-6. Input/Output/Tristate Gearing Resource Rules

| PIO | Input/Output Logic | | | Tri-State/Bidi | |
|-----|--------------------|--------------|--------------|----------------|-------|
| | x1 | x2 | x4 | x1 | x2/x4 |
| A | ? | ? | ? | ? | N/A |
| B | ? | No I/O Logic | No I/O Logic | ? | N/A |
| C | ? | ? | No I/O Logic | ? | N/A |
| D | ? | No I/O Logic | No I/O Logic | ? | N/A |


Note: Pin can still be used without I/O logic.

Control Logic Block

The control logic block allows the modification of control signals selected by the routing before they are used in the PIO. It can optionally invert all signals passing through it except the Global Set/Reset. Global Set/Reset can be enabled or disabled. It can route either the edge clock or the clock to the high-speed clock nets. The clock provided to the PIO by routing is used as the slow-speed clocks. In addition this block contains delays that can be inserted in the clock nets to enable Lattice's unique cycle boosting capability.


Update Block

The update block is used to generate the POS update and NEG update signals used by the DDR/Shift register blocks within the PIO. Note the update block is only required in shift modes. This is required in order to do the high speed to low speed handoff. One of these update signals is also selected and output from the PIC as the signal UPDATE. It consists of a shift chain that operates off either the high-speed input or output clock. The values of each register in the chain are set or reset depending on the desired mode of operation. The set/reset signal is generated from either the edge reset ELSR or the local reset LSR. These signals are optionally inverted by the Control Logic Block and provided to the update block as ELSRUP and LSRUP. The Lattice design tools automatically configure and connect the update block when one of the DDR or shift register primitives is used.

Figure 2-25. Update Block

PURE SPEED I/O Buffer

Each I/O is associated with a flexible buffer referred to as PURE SPEED I/O buffer. These buffers are arranged around the periphery of the device in seven groups referred to as Banks. The PURE SPEED I/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL. The availability of programmable on-chip termination for both input and output use, further enhances the utility of these buffers.

Figure 2-26. LatticeSC Banks**Table 2-7. Maximum Number of I/Os Per Bank in LatticeSC Family**

| Device | LFSC/M15 | LFSC/M25 | LFSC/M40 | LFSC/M80 | LFSC/M115 |
|--------|----------|----------|----------|----------|-----------|
| Bank1 | 104 | 80 | 136 | 80 | 136 |
| Bank2 | 28 | 36 | 60 | 96 | 136 |
| Bank3 | 60 | 84 | 96 | 132 | 156 |
| Bank4 | 72 | 100 | 124 | 184 | 208 |
| Bank5 | 72 | 100 | 124 | 184 | 208 |
| Bank6 | 60 | 84 | 96 | 132 | 156 |
| Bank7 | 28 | 36 | 60 | 96 | 136 |

Note: Not all the I/Os of the Banks are available in all the packages

The LatticeSC devices contain three types of PURESPEED I/O buffers:

1. Left and Right Sides (Banks 2, 3, 6 and 7)

These buffers can support LVCMOS standards up to 2.5V. A differential output driver (for LVDS and RSDS) is provided on all primary PIO pairs (A and B) and differential receivers are available on all pairs. Complimentary drivers are available. Adaptive input logic is available on PIOs A or C.

2. Top Side (Bank 1)

These buffers can support LVCMOS standards up to 3.3V, including PCI33, PCI-X33 and SSTL-33. Differential receivers are provided on all PIO pairs but differential drivers for LVDS and RSDS are not available. Adaptive input logic is not available on this side. Complimentary output drivers are available.

LatticeSC/M Internal Timing Parameters¹ (Continued)

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

| Parameter | Symbol | Description | -7 | | -6 | | -5 | | Units |
|------------------------------|-------------|--|--------|-------|--------|-------|--------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| EBR Timing | | | | | | | | | |
| t _{CO_EBR} | CK_Q_DEL | Clock (Read) to output from Address or Data | — | 1.900 | — | 2.116 | — | 2.335 | ns |
| t _{COO_EBR} | CK_Q_DEL | Clock (Write) to output from EBR output Register | 0.390 | — | 0.444 | — | 0.498 | — | ns |
| t _{SUDATA_EBR} | D_CK_SET | Setup Data to EBR Memory (Write clk) | -0.173 | — | -0.192 | — | -0.210 | — | ns |
| t _{HDATA_EBR} | D_CK_HLD | Hold Data to EBR Memory (Write clk) | 0.276 | — | 0.305 | — | 0.335 | — | ns |
| t _{SUADDR_EBR} | A_CK_SET | Setup Address to EBR Memory (Write clk) | -0.165 | — | -0.182 | — | -0.200 | — | ns |
| t _{HADDR_EBR} | A_CK_HLD | Hold Address to EBR Memory (Write clk) | 0.269 | — | 0.298 | — | 0.327 | — | ns |
| t _{SUWREN_EBR} | CE_CK_SET | Setup Write/Read Enable to EBR Memory (Write/Read clk) | 0.225 | — | 0.226 | — | 0.226 | — | ns |
| t _{HWREN_EBR} | CE_CK_HLD | Hold Write/Read Enable to EBR Memory (write/read clk) | 0.073 | — | 0.095 | — | 0.116 | — | ns |
| t _{SUCE_EBR} | CS_CK_SET | Clock Enable Setup Time to EBR Output Register (Read clk) | 0.261 | — | 0.269 | — | 0.276 | — | ns |
| t _{HCE_EBR} | CS_CK_HLD | Clock Enable Hold Time to EBR Output Register (Read clk) | 0.023 | — | 0.039 | — | 0.055 | — | ns |
| t _{RSTO_EBR} | RESET_Q_DEL | Reset To Output Delay Time from EBR Output Register (asynchronous) | — | 0.589 | — | 0.673 | — | 0.757 | ns |
| Cycle Boosting Timing | | | | | | | | | |
| t _{DEL1} | DEL1 | Cycle boosting delay 1 applies to PIO, PFU, EBR | — | 0.480 | — | 0.524 | — | 0.570 | ns |
| t _{DEL2} | DEL2 | Cycle boosting delay 2 applies to PIO, PFU, EBR | — | 0.922 | — | 1.005 | — | 1.090 | ns |
| t _{DEL3} | DEL3 | Cycle boosting delay 3 applies to PIO, PFU, EBR | — | 1.366 | — | 1.488 | — | 1.612 | ns |

1. Complete timing parameters for a user design will be incorporated when running ispLEVER. This is a sampling of the key timing parameters.

sysCLOCK DLL Timing**Over Recommended Operating Conditions**

| Parameter | Description | Conditions | Min. | Typ. | Max. | Units |
|---------------------------|--|--|------|------|---------|--------|
| f_{IN} | Input Clock Frequency (CLKI, CLKFB) | | 100 | — | 700 | MHz |
| f_{OUTOP} | Output Clock Frequency (CLKOP) | | 100 | — | 700 | MHz |
| f_{OUTOS} | Output Clock Frequency (CLKOS) | | 25 | — | 700 | MHz |
| AC Characteristics | | | | | | |
| t_{DUTY} | Output Clock Duty Cycle | Output Clock Duty Cycle (at 50% levels, 50% duty cycle input clock, duty cycle correction turned off, time reference delay mode) | 38 | — | 62 | % |
| t_{DUTYRD} | Output Clock Duty Cycle | Output Clock Duty Cycle (at 50% levels, arbitrary duty cycle input clock, duty cycle correction turned on, time reference delay mode) | 45 | — | 55 | % |
| $t_{DUTYCIR}$ | Output Clock Duty Cycle | Output Clock Duty Cycle (at 50% levels, arbitrary duty cycle input clock, duty cycle correction turned on, clock injection removal mode) | 40 | — | 60 | % |
| t_{OPJIT}^1 | Output Clock Period Jitter | | — | — | 200 | ps |
| t_{CPJIT}^1 | Output Clock Cycle-to-Cycle Jitter | | — | — | 200 | ps |
| t_{SKEW} | Output Clock to Clock Skew (Between Two Outputs with the Same Phase Setting) | | — | — | 100 | ps |
| t_{LOCK} | DLL Lock-in Time | | 8 | — | 18500 | cycles |
| t_{IDUTY} | Input Clock Duty Cycle | Applies to all operating conditions | 35 | — | 65 | % |
| t_{IPJIT} | Input Clock Period Jitter | | — | — | +/- 250 | ps |
| t_{HI} | Input Clock High Time | At 80% level | 500 | — | — | ps |
| t_{LO} | Input Clock Low Time | At 20% level | 500 | — | — | ps |
| t_{RSWD} | Reset Signal Pulse Width | | 3 | — | — | ns |
| t_{FDEL} | Timeshift Delay Step Size | | 35 | 45 | 80 | ps |
| t_{DLL} | Delay Through the DLL when No Delay Taps are Chosen but Not in Bypass Mode. | | — | 760 | — | ps |

1. Values are measured with FPGA logic active, no additional I/Os toggling and REFCLK total jitter = 30 ps.

Signal Descriptions (Cont.)

| Signal Name | I/O | Description |
|---------------------|-----|---|
| RESP_[ULC/URC] | — | Calibration resistor to be placed between this pin and either ground or RESPN_[ULC/URC]. RESPN_[ULC/URC] is available on select packages. If available, connection of calibration resistor between RESP_[ULC/URC] and RESPN_[ULC/URC] takes precedence over connection of calibration resistor between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm. |
| RESPN_[ULC/URC] | — | Available on selected packages. If available, calibration resistor should be placed between RESP_[ULC/URC] and RESPN_[ULC/URC] instead of between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm. |
| [A:D]_VDDIBx_[L/R] | — | Input buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device. |
| [A:D]_VDDOBx_[L/R] | — | Output buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device. |
| [A:D]_VDDAX25_[L/R] | — | Auxiliary power for input and output termination (2.5V) on left [L] or right [R] side of device. |

1. The ispLEVER software tools may specify VDDRX, VDDTX, VDDP and VCCL pins. These pins should be considered VCC12 pins.

Note: Signals listed as Signal A / Signal B define the same physical pin that is used for different functions based on configuration mode.

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | | LFSC/M25 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AJ27 | GND | - | | GND | - | |
| AF23 | GND | - | | GND | - | |
| AF22 | GND | - | | GND | - | |
| AE27 | GND | - | | GND | - | |
| AA27 | GND | - | | GND | - | |
| AB29 | GND | - | | GND | - | |
| Y26 | GND | - | | GND | - | |
| AC30 | GND | - | | GND | - | |
| Y29 | GND | - | | GND | - | |
| F30 | GND | - | | GND | - | |
| E27 | GND | - | | GND | - | |
| F27 | GND | - | | GND | - | |
| P25 | GND | - | | GND | - | |
| H29 | GND | - | | GND | - | |
| K29 | GND | - | | GND | - | |
| R24 | GND | - | | GND | - | |
| M28 | GND | - | | GND | - | |
| J27 | GND | - | | GND | - | |
| N26 | GND | - | | GND | - | |
| E20 | GND | - | | GND | - | |
| E21 | GND | - | | GND | - | |
| F21 | GND | - | | GND | - | |
| F23 | GND | - | | GND | - | |
| G23 | GND | - | | GND | - | |
| D21 | GND | - | | GND | - | |
| D20 | GND | - | | GND | - | |
| E18 | GND | - | | GND | - | |
| C20 | GND | - | | GND | - | |
| C11 | GND | - | | GND | - | |
| A12 | GND | - | | GND | - | |
| E11 | GND | - | | GND | - | |
| F8 | GND | - | | GND | - | |
| G8 | GND | - | | GND | - | |
| D11 | GND | - | | GND | - | |
| D10 | GND | - | | GND | - | |
| H7 | GND | - | | GND | - | |
| F10 | GND | - | | GND | - | |
| E10 | GND | - | | GND | - | |
| AC16 | NC | - | | NC | - | |
| J22 | VCC | - | | VCC | - | |
| J9 | VCC | - | | VCC | - | |
| B2 | NC | - | | NC | - | |
| C2 | RESPN_ULC | - | | RESPN_ULC | - | |
| C29 | RESPN_URC | - | | RESPN_URC | - | |

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M25 | | | LFSC/M40 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AM21 | PB29A | 5 | | PB38A | 5 | |
| AM20 | PB29B | 5 | | PB38B | 5 | |
| AH21 | PB29C | 5 | | PB38C | 5 | |
| AH20 | PB29D | 5 | | PB38D | 5 | |
| AJ18 | PB31A | 5 | | PB39A | 5 | |
| AK18 | PB31B | 5 | | PB39B | 5 | |
| AH19 | PB31C | 5 | | PB39C | 5 | |
| AH18 | PB31D | 5 | | PB39D | 5 | |
| AL19 | PB32A | 5 | | PB41A | 5 | |
| AM19 | PB32B | 5 | | PB41B | 5 | |
| AH17 | PB32C | 5 | | PB41C | 5 | |
| AG17 | PB32D | 5 | | PB41D | 5 | |
| AL18 | PB33A | 5 | | PB42A | 5 | |
| AM18 | PB33B | 5 | | PB42B | 5 | |
| AC17 | PB33C | 5 | | PB42C | 5 | |
| AD17 | PB33D | 5 | | PB42D | 5 | |
| AL17 | PB35A | 5 | | PB43A | 5 | |
| AM17 | PB35B | 5 | | PB43B | 5 | |
| AE17 | PB35C | 5 | | PB43C | 5 | |
| AF17 | PB35D | 5 | | PB43D | 5 | |
| AM16 | PB37A | 4 | | PB45A | 4 | |
| AL16 | PB37B | 4 | | PB45B | 4 | |
| AF16 | PB37C | 4 | | PB45C | 4 | |
| AE16 | PB37D | 4 | | PB45D | 4 | |
| AM15 | PB38A | 4 | | PB46A | 4 | |
| AL15 | PB38B | 4 | | PB46B | 4 | |
| AD16 | PB38C | 4 | | PB46C | 4 | |
| AC16 | PB38D | 4 | | PB46D | 4 | |
| AM14 | PB39A | 4 | | PB47A | 4 | |
| AL14 | PB39B | 4 | | PB47B | 4 | |
| AG16 | PB39C | 4 | | PB47C | 4 | |
| AH16 | PB39D | 4 | | PB47D | 4 | |
| AK15 | PB41A | 4 | | PB49A | 4 | |
| AJ15 | PB41B | 4 | | PB49B | 4 | |
| AH15 | PB41C | 4 | | PB49C | 4 | |
| AH14 | PB41D | 4 | | PB49D | 4 | |
| AM13 | PB42A | 4 | | PB50A | 4 | |
| AM12 | PB42B | 4 | | PB50B | 4 | |
| AH13 | PB42C | 4 | | PB50C | 4 | |
| AH12 | PB42D | 4 | | PB50D | 4 | |
| AK14 | PB43A | 4 | | PB51A | 4 | |
| AJ14 | PB43B | 4 | | PB51B | 4 | |
| AE15 | PB43C | 4 | | PB51C | 4 | |
| AD15 | PB43D | 4 | | PB51D | 4 | |
| AL13 | PB46A | 4 | PCLKT4_2 | PB53A | 4 | PCLKT4_2 |
| AL12 | PB46B | 4 | PCLKC4_2 | PB53B | 4 | PCLKC4_2 |
| AG14 | PB46C | 4 | PCLKT4_7 | PB53C | 4 | PCLKT4_7 |
| AG13 | PB46D | 4 | PCLKC4_7 | PB53D | 4 | PCLKC4_7 |
| AM11 | PB47A | 4 | PCLKT4_1 | PB54A | 4 | PCLKT4_1 |
| AM10 | PB47B | 4 | PCLKC4_1 | PB54B | 4 | PCLKC4_1 |

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M25 | | | LFSC/M40 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| U12 | VCC12 | - | | VCC12 | - | |
| U21 | VCC12 | - | | VCC12 | - | |
| AA16 | VCC12 | - | | VCC12 | - | |
| AA17 | VCC12 | - | | VCC12 | - | |
| M14 | VCC12 | - | | VCC12 | - | |
| P12 | VCC12 | - | | VCC12 | - | |
| W12 | VCC12 | - | | VCC12 | - | |
| AA14 | VCC12 | - | | VCC12 | - | |
| AA19 | VCC12 | - | | VCC12 | - | |
| W21 | VCC12 | - | | VCC12 | - | |
| P21 | VCC12 | - | | VCC12 | - | |
| M19 | VCC12 | - | | VCC12 | - | |
| A2 | GND | - | | GND | - | |
| A10 | GND | - | | GND | - | |
| E28 | NC | - | | NC | - | |
| E5 | NC | - | | NC | - | |
| F10 | NC | - | | NC | - | |
| E10 | NC | - | | NC | - | |
| E23 | NC | - | | NC | - | |
| F23 | NC | - | | NC | - | |

1. Differential pair grouping within a PIC is A (True) and B (Complement) and C (True) and D (Complement).

2. The LatticeSC/M25 and LatticeSC/M40 in a 1020-pin package support a 16-bit MPI interface.

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AD8 | PR65C | 3 | | PR89C | 3 | |
| AJ3 | PR65B | 3 | | PR89B | 3 | |
| AH3 | PR65A | 3 | | PR89A | 3 | |
| AD7 | PR62D | 3 | | PR86D | 3 | |
| AC7 | PR62C | 3 | | PR86C | 3 | |
| AJ2 | PR62B | 3 | | PR86B | 3 | |
| AH2 | PR62A | 3 | | PR86A | 3 | |
| AF6 | PR61D | 3 | | PR85D | 3 | |
| AF5 | PR61C | 3 | | PR85C | 3 | |
| AF4 | PR61B | 3 | | PR85B | 3 | |
| AE4 | PR61A | 3 | | PR85A | 3 | |
| AD6 | PR60D | 3 | | PR84D | 3 | |
| AC6 | PR60C | 3 | | PR84C | 3 | |
| AG2 | PR60B | 3 | | PR84B | 3 | |
| AF2 | PR60A | 3 | | PR84A | 3 | |
| AC8 | PR58D | 3 | | PR82D | 3 | |
| AB8 | PR58C | 3 | | PR82C | 3 | |
| AK1 | PR58B | 3 | | PR82B | 3 | |
| AJ1 | PR58A | 3 | | PR82A | 3 | |
| AB10 | PR57D | 3 | | PR81D | 3 | |
| AA10 | PR57C | 3 | | PR81C | 3 | |
| AF3 | PR57B | 3 | | PR81B | 3 | |
| AE3 | PR57A | 3 | | PR81A | 3 | |
| AE5 | PR56D | 3 | | PR80D | 3 | |
| AD5 | PR56C | 3 | | PR80C | 3 | |
| AE2 | PR56B | 3 | | PR80B | 3 | |
| AD2 | PR56A | 3 | | PR80A | 3 | |
| AC5 | PR53D | 3 | | PR78D | 3 | |
| AB5 | PR53C | 3 | | PR78C | 3 | |
| AF1 | PR53B | 3 | | PR78B | 3 | |
| AE1 | PR53A | 3 | | PR78A | 3 | |
| AA11 | PR52D | 3 | | PR77D | 3 | |
| Y11 | PR52C | 3 | | PR77C | 3 | |
| AC4 | PR52B | 3 | | PR77B | 3 | |
| AB4 | PR52A | 3 | | PR77A | 3 | |
| AA8 | PR51D | 3 | DIFFR_3 | PR76D | 3 | DIFFR_3 |
| AA9 | PR51C | 3 | | PR76C | 3 | |
| AC3 | PR51B | 3 | | PR76B | 3 | |
| AB3 | PR51A | 3 | | PR76A | 3 | |
| AA7 | PR49D | 3 | | PR65D | 3 | |
| Y7 | PR49C | 3 | | PR65C | 3 | |
| AA2 | PR49B | 3 | | PR65B | 3 | |
| Y2 | PR49A | 3 | | PR65A | 3 | |
| AA6 | PR48D | 3 | | PR63D | 3 | |
| Y6 | PR48C | 3 | | PR63C | 3 | |

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| W7 | GND | - | | GND | - | |
| AA14 | VCC | - | | VCC | - | |
| AA16 | VCC | - | | VCC | - | |
| AA17 | VCC | - | | VCC | - | |
| AA18 | VCC | - | | VCC | - | |
| AA19 | VCC | - | | VCC | - | |
| AA21 | VCC | - | | VCC | - | |
| AB13 | VCC | - | | VCC | - | |
| AB22 | VCC | - | | VCC | - | |
| N13 | VCC | - | | VCC | - | |
| N22 | VCC | - | | VCC | - | |
| P14 | VCC | - | | VCC | - | |
| P16 | VCC | - | | VCC | - | |
| P17 | VCC | - | | VCC | - | |
| P18 | VCC | - | | VCC | - | |
| P19 | VCC | - | | VCC | - | |
| P21 | VCC | - | | VCC | - | |
| R15 | VCC | - | | VCC | - | |
| R17 | VCC | - | | VCC | - | |
| R18 | VCC | - | | VCC | - | |
| R20 | VCC | - | | VCC | - | |
| T14 | VCC | - | | VCC | - | |
| T16 | VCC | - | | VCC | - | |
| T19 | VCC | - | | VCC | - | |
| T21 | VCC | - | | VCC | - | |
| U14 | VCC | - | | VCC | - | |
| U15 | VCC | - | | VCC | - | |
| U17 | VCC | - | | VCC | - | |
| U18 | VCC | - | | VCC | - | |
| U20 | VCC | - | | VCC | - | |
| U21 | VCC | - | | VCC | - | |
| V14 | VCC | - | | VCC | - | |
| V15 | VCC | - | | VCC | - | |
| V17 | VCC | - | | VCC | - | |
| V18 | VCC | - | | VCC | - | |
| V20 | VCC | - | | VCC | - | |
| V21 | VCC | - | | VCC | - | |
| W14 | VCC | - | | VCC | - | |
| W16 | VCC | - | | VCC | - | |
| W19 | VCC | - | | VCC | - | |
| W21 | VCC | - | | VCC | - | |
| Y15 | VCC | - | | VCC | - | |
| Y17 | VCC | - | | VCC | - | |
| Y18 | VCC | - | | VCC | - | |
| Y20 | VCC | - | | VCC | - | |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1,2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function |
| G27 | A_REFCLKP_L | - | |
| H27 | A_REFCLKN_L | - | |
| H25 | VCC12 | - | |
| H26 | RESP_ULC | - | |
| B33 | RESETN | 1 | |
| C34 | TSALLN | 1 | |
| D34 | DONE | 1 | |
| C33 | INITN | 1 | |
| J27 | M0 | 1 | |
| K27 | M1 | 1 | |
| M26 | M2 | 1 | |
| L26 | M3 | 1 | |
| F30 | PL15A | 7 | ULC_PLLT_IN_A/ULC_PLLT_FB_B |
| G30 | PL15B | 7 | ULC_PLLC_IN_A/ULC_PLLC_FB_B |
| H28 | PL15C | 7 | |
| J28 | PL15D | 7 | |
| F31 | PL17A | 7 | ULC_DLLT_IN_C/ULC_DLLT_FB_D |
| G31 | PL17B | 7 | ULC_DLCC_IN_C/ULC_DLCC_FB_D |
| N25 | PL17C | 7 | ULC_PLLT_IN_B/ULC_PLLT_FB_A |
| P25 | PL17D | 7 | ULC_PLLC_IN_B/ULC_PLLC_FB_A |
| D33 | PL18A | 7 | ULC_DLLT_IN_D/ULC_DLLT_FB_C |
| E33 | PL18B | 7 | ULC_DLCC_IN_D/ULC_DLCC_FB_C |
| H29 | PL18C | 7 | |
| J29 | PL18D | 7 | VREF2_7 |
| F32 | PL19A | 7 | |
| G32 | PL19B | 7 | |
| P26 | PL19C | 7 | |
| N26 | PL19D | 7 | |
| H30 | PL26A | 7 | |
| J30 | PL26B | 7 | |
| L28 | PL26C | 7 | |
| M28 | PL26D | 7 | |
| J31 | PL43A | 7 | |
| K31 | PL43B | 7 | |
| L27 | PL43C | 7 | VREF1_7 |
| M27 | PL43D | 7 | DIFFR_7 |
| J32 | PL45A | 7 | |
| K32 | PL45B | 7 | |
| L29 | PL45C | 7 | |
| M29 | PL45D | 7 | |
| H33 | PL47A | 7 | |
| J33 | PL47B | 7 | |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1, 2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function |
| AP27 | PB26A | 5 | |
| AP26 | PB26B | 5 | |
| AK25 | PB26C | 5 | |
| AK24 | PB26D | 5 | |
| AN25 | PB29A | 5 | |
| AN24 | PB29B | 5 | |
| AE22 | PB29C | 5 | |
| AE21 | PB29D | 5 | |
| AM26 | PB31A | 5 | |
| AM25 | PB31B | 5 | |
| AF22 | PB31C | 5 | |
| AF21 | PB31D | 5 | |
| AN23 | PB47A | 5 | |
| AN22 | PB47B | 5 | |
| AP23 | PB57A | 5 | |
| AP22 | PB57B | 5 | |
| AG21 | PB57C | 5 | |
| AG20 | PB57D | 5 | |
| AP25 | PB50A | 5 | PCLKT5_3 |
| AP24 | PB50B | 5 | PCLKC5_3 |
| AD21 | PB50C | 5 | PCLKT5_4 |
| AD20 | PB50D | 5 | PCLKC5_4 |
| AL23 | PB51A | 5 | PCLKT5_5 |
| AL22 | PB51B | 5 | PCLKC5_5 |
| AH24 | PB51C | 5 | |
| AH23 | PB51D | 5 | |
| AM23 | PB53A | 5 | PCLKT5_0 |
| AM22 | PB53B | 5 | PCLKC5_0 |
| AJ24 | PB53C | 5 | |
| AJ23 | PB53D | 5 | VREF2_5 |
| AN21 | PB54A | 5 | PCLKT5_1 |
| AN20 | PB54B | 5 | PCLKC5_1 |
| AE19 | PB54C | 5 | PCLKT5_6 |
| AD19 | PB54D | 5 | PCLKC5_6 |
| AK21 | PB55A | 5 | PCLKT5_2 |
| AK20 | PB55B | 5 | PCLKC5_2 |
| AK23 | PB55C | 5 | PCLKT5_7 |
| AK22 | PB55D | 5 | PCLKC5_7 |
| AL20 | PB58A | 5 | |
| AL19 | PB58B | 5 | |
| AG19 | PB58C | 5 | |
| AF19 | PB58D | 5 | |
| AP21 | PB61A | 5 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AP8 | PB117D | 4 | | PB131D | 4 | |
| AY3 | PB119A | 4 | | PB133A | 4 | |
| AW3 | PB119B | 4 | | PB133B | 4 | |
| AR6 | PB119C | 4 | | PB133C | 4 | |
| AR5 | PB119D | 4 | | PB133D | 4 | |
| AU5 | PB120A | 4 | | PB134A | 4 | |
| AV5 | PB120B | 4 | | PB134B | 4 | |
| AL12 | PB120C | 4 | | PB134C | 4 | |
| AL11 | PB120D | 4 | | PB134D | 4 | |
| AV3 | PB121A | 4 | | PB135A | 4 | |
| AV4 | PB121B | 4 | | PB135B | 4 | |
| AN9 | PB121C | 4 | | PB135C | 4 | |
| AN8 | PB121D | 4 | | PB135D | 4 | |
| AW1 | PB123A | 4 | | PB138A | 4 | |
| AY1 | PB123B | 4 | | PB138B | 4 | |
| AK14 | PB123C | 4 | VREF1_4 | PB138C | 4 | VREF1_4 |
| AK13 | PB123D | 4 | | PB138D | 4 | |
| AV2 | PB124A | 4 | LRC_DLLT_IN_C/LRC_DLLT_FB_D | PB139A | 4 | LRC_DLLT_IN_C/LRC_DLLT_FB_D |
| AW2 | PB124B | 4 | LRC_DLLC_IN_C/LRC_DLLC_FB_D | PB139B | 4 | LRC_DLLC_IN_C/LRC_DLLC_FB_D |
| AM10 | PB124C | 4 | | PB139C | 4 | |
| AM9 | PB124D | 4 | | PB139D | 4 | |
| AV1 | PB125A | 4 | LRC_PLLT_IN_A/LRC_PLLT_FB_B | PB141A | 4 | LRC_PLLT_IN_A/LRC_PLLT_FB_B |
| AU1 | PB125B | 4 | LRC_PLLC_IN_A/LRC_PLLC_FB_B | PB141B | 4 | LRC_PLLC_IN_A/LRC_PLLC_FB_B |
| AL10 | PB125C | 4 | LRC_DLLT_IN_D/LRC_DLLT_FB_C | PB141C | 4 | LRC_DLLT_IN_D/LRC_DLLT_FB_C |
| AL9 | PB125D | 4 | LRC_DLLC_IN_D/LRC_DLLC_FB_C | PB141D | 4 | LRC_DLLC_IN_D/LRC_DLLC_FB_C |
| AT3 | PROBE_VCC | - | | PROBE_VCC | - | |
| AU2 | PROBE_GND | - | | PROBE_GND | - | |
| AP7 | PR95D | 3 | LRC_PLLC_IN_B/LRC_PLLC_FB_A | PR117D | 3 | LRC_PLLC_IN_B/LRC_PLLC_FB_A |
| AN7 | PR95C | 3 | LRC_PLLT_IN_B/LRC_PLLT_FB_A | PR117C | 3 | LRC_PLLT_IN_B/LRC_PLLT_FB_A |
| AR3 | PR95B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E | PR117B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E |
| AR4 | PR95A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E | PR117A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E |
| AP6 | PR94D | 3 | | PR116D | 3 | |
| AN6 | PR94C | 3 | | PR116C | 3 | |
| AT2 | PR94B | 3 | | PR116B | 3 | |
| AR2 | PR94A | 3 | | PR116A | 3 | |
| AM6 | PR93D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F | PR115D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F |
| AL6 | PR93C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F | PR115C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F |
| AP5 | PR93B | 3 | | PR115B | 3 | |
| AN5 | PR93A | 3 | | PR115A | 3 | |
| AL8 | PR91D | 3 | | PR112D | 3 | |
| AK8 | PR91C | 3 | | PR112C | 3 | |
| AP2 | PR91B | 3 | | PR112B | 3 | |
| AN2 | PR91A | 3 | | PR112A | 3 | |
| AJ12 | PR90D | 3 | | PR109D | 3 | |
| AH12 | PR90C | 3 | | PR109C | 3 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AM27 | GND | - | | GND | - | |
| AM36 | GND | - | | GND | - | |
| AM7 | GND | - | | GND | - | |
| AP4 | GND | - | | GND | - | |
| AP40 | GND | - | | GND | - | |
| AR14 | GND | - | | GND | - | |
| AR20 | GND | - | | GND | - | |
| AR23 | GND | - | | GND | - | |
| AR29 | GND | - | | GND | - | |
| AR35 | GND | - | | GND | - | |
| AR8 | GND | - | | GND | - | |
| AT11 | GND | - | | GND | - | |
| AT17 | GND | - | | GND | - | |
| AT26 | GND | - | | GND | - | |
| AT32 | GND | - | | GND | - | |
| AU3 | GND | - | | GND | - | |
| AU39 | GND | - | | GND | - | |
| AW12 | GND | - | | GND | - | |
| AW18 | GND | - | | GND | - | |
| AW22 | GND | - | | GND | - | |
| AW28 | GND | - | | GND | - | |
| AW34 | GND | - | | GND | - | |
| AW6 | GND | - | | GND | - | |
| AY15 | GND | - | | GND | - | |
| AY21 | GND | - | | GND | - | |
| AY25 | GND | - | | GND | - | |
| AY31 | GND | - | | GND | - | |
| AY37 | GND | - | | GND | - | |
| AY9 | GND | - | | GND | - | |
| B1 | GND | - | | GND | - | |
| B42 | GND | - | | GND | - | |
| BA1 | GND | - | | GND | - | |
| BA42 | GND | - | | GND | - | |
| BB2 | GND | - | | GND | - | |
| BB41 | GND | - | | GND | - | |
| C10 | GND | - | | GND | - | |
| C12 | GND | - | | GND | - | |
| C13 | GND | - | | GND | - | |
| C16 | GND | - | | GND | - | |
| C18 | GND | - | | GND | - | |
| C19 | GND | - | | GND | - | |
| C22 | GND | - | | GND | - | |
| C24 | GND | - | | GND | - | |
| C27 | GND | - | | GND | - | |
| C28 | GND | - | | GND | - | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AW25 | VCCIO5 | - | | VCCIO5 | - | |
| AW31 | VCCIO5 | - | | VCCIO5 | - | |
| AW37 | VCCIO5 | - | | VCCIO5 | - | |
| AY22 | VCCIO5 | - | | VCCIO5 | - | |
| AY28 | VCCIO5 | - | | VCCIO5 | - | |
| AY34 | VCCIO5 | - | | VCCIO5 | - | |
| AB39 | VCCIO6 | - | | VCCIO6 | - | |
| AC36 | VCCIO6 | - | | VCCIO6 | - | |
| AD32 | VCCIO6 | - | | VCCIO6 | - | |
| AE40 | VCCIO6 | - | | VCCIO6 | - | |
| AF35 | VCCIO6 | - | | VCCIO6 | - | |
| AG31 | VCCIO6 | - | | VCCIO6 | - | |
| AH39 | VCCIO6 | - | | VCCIO6 | - | |
| AJ36 | VCCIO6 | - | | VCCIO6 | - | |
| AK32 | VCCIO6 | - | | VCCIO6 | - | |
| AL40 | VCCIO6 | - | | VCCIO6 | - | |
| AM35 | VCCIO6 | - | | VCCIO6 | - | |
| AP39 | VCCIO6 | - | | VCCIO6 | - | |
| AR36 | VCCIO6 | - | | VCCIO6 | - | |
| AU40 | VCCIO6 | - | | VCCIO6 | - | |
| AA40 | VCCIO7 | - | | VCCIO7 | - | |
| H36 | VCCIO7 | - | | VCCIO7 | - | |
| J40 | VCCIO7 | - | | VCCIO7 | - | |
| L35 | VCCIO7 | - | | VCCIO7 | - | |
| M39 | VCCIO7 | - | | VCCIO7 | - | |
| P36 | VCCIO7 | - | | VCCIO7 | - | |
| R40 | VCCIO7 | - | | VCCIO7 | - | |
| T31 | VCCIO7 | - | | VCCIO7 | - | |
| U35 | VCCIO7 | - | | VCCIO7 | - | |
| V39 | VCCIO7 | - | | VCCIO7 | - | |
| W32 | VCCIO7 | - | | VCCIO7 | - | |
| Y36 | VCCIO7 | - | | VCCIO7 | - | |
| AA14 | VTT_2 | 2 | | VTT_2 | 2 | |
| AA15 | VTT_2 | 2 | | VTT_2 | 2 | |
| R12 | VTT_2 | 2 | | VTT_2 | 2 | |
| V14 | VTT_2 | 2 | | VTT_2 | 2 | |
| AB14 | VTT_3 | 3 | | VTT_3 | 3 | |
| AB15 | VTT_3 | 3 | | VTT_3 | 3 | |
| AE14 | VTT_3 | 3 | | VTT_3 | 3 | |
| AJ13 | VTT_3 | 3 | | VTT_3 | 3 | |
| AH21 | VTT_4 | 4 | | VTT_4 | 4 | |
| AJ18 | VTT_4 | 4 | | VTT_4 | 4 | |
| AJ19 | VTT_4 | 4 | | VTT_4 | 4 | |
| AJ20 | VTT_4 | 4 | | VTT_4 | 4 | |
| AJ21 | VTT_4 | 4 | | VTT_4 | 4 | |

Industrial, Cont.

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|-------------------------------------|-------|--------------------------|-------|-------|----------|
| LFSCM3GA40EP1-6FF1020I ¹ | -6 | Organic fcBGA | 1020 | IND | 40.4 |
| LFSCM3GA40EP1-5FF1020I ¹ | -5 | Organic fcBGA | 1020 | IND | 40.4 |
| LFSCM3GA40EP1-6FFA1020I | -6 | Organic fcBGA Revision 2 | 1020 | IND | 40.4 |
| LFSCM3GA40EP1-5FFA1020I | -5 | Organic fcBGA Revision 2 | 1020 | IND | 40.4 |
| LFSCM3GA40EP1-6FC1152I ² | -6 | Ceramic fcBGA | 1152 | IND | 40.4 |
| LFSCM3GA40EP1-5FC1152I ² | -5 | Ceramic fcBGA | 1152 | IND | 40.4 |
| LFSCM3GA40EP1-6FF1152I | -6 | Organic fcBGA | 1152 | IND | 40.4 |
| LFSCM3GA40EP1-5FF1152I | -5 | Organic fcBGA | 1152 | IND | 40.4 |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).2. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|----------------------------------|-------|---------------|-------|-------|----------|
| LFSC3GA80E-6FC1152I ¹ | -6 | Ceramic fcBGA | 1152 | IND | 80.1 |
| LFSC3GA80E-5FC1152I ¹ | -5 | Ceramic fcBGA | 1152 | IND | 80.1 |
| LFSC3GA80E-6FF1152I | -6 | Organic fcBGA | 1152 | IND | 80.1 |
| LFSC3GA80E-5FF1152I | -5 | Organic fcBGA | 1152 | IND | 80.1 |
| LFSC3GA80E-6FC1704I ¹ | -6 | Ceramic fcBGA | 1704 | IND | 80.1 |
| LFSC3GA80E-5FC1704I ¹ | -5 | Ceramic fcBGA | 1704 | IND | 80.1 |
| LFSC3GA80E-6FF1704I | -6 | Organic fcBGA | 1704 | IND | 80.1 |
| LFSC3GA80E-5FF1704I | -5 | Organic fcBGA | 1704 | IND | 80.1 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|-------------------------------------|-------|---------------|-------|-------|----------|
| LFSCM3GA80EP1-6FC1152I ¹ | -6 | Ceramic fcBGA | 1152 | IND | 80.1 |
| LFSCM3GA80EP1-5FC1152I ¹ | -5 | Ceramic fcBGA | 1152 | IND | 80.1 |
| LFSCM3GA80EP1-6FF1152I | -6 | Organic fcBGA | 1152 | IND | 80.1 |
| LFSCM3GA80EP1-5FF1152I | -5 | Organic fcBGA | 1152 | IND | 80.1 |
| LFSCM3GA80EP1-6FC1704I ¹ | -6 | Ceramic fcBGA | 1704 | IND | 80.1 |
| LFSCM3GA80EP1-5FC1704I ¹ | -5 | Ceramic fcBGA | 1704 | IND | 80.1 |
| LFSCM3GA80EP1-6FF1704I | -6 | Organic fcBGA | 1704 | IND | 80.1 |
| LFSCM3GA80EP1-5FF1704I | -5 | Organic fcBGA | 1704 | IND | 80.1 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

Commercial, Cont.

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSC3GA40E-7FFN1020C ¹ | -7 | Lead-Free Organic fcBGA | 1020 | COM | 40.4 |
| LFSC3GA40E-6FFN1020C ¹ | -6 | Lead-Free Organic fcBGA | 1020 | COM | 40.4 |
| LFSC3GA40E-5FFN1020C ¹ | -5 | Lead-Free Organic fcBGA | 1020 | COM | 40.4 |
| LFSC3GA40E-7FFAN1020C | -7 | Lead-Free Organic fcBGA Revision 2 | 1020 | COM | 40.4 |
| LFSC3GA40E-6FFAN1020C | -6 | Lead-Free Organic fcBGA Revision 2 | 1020 | COM | 40.4 |
| LFSC3GA40E-5FFAN1020C | -5 | Lead-Free Organic fcBGA Revision 2 | 1020 | COM | 40.4 |
| LFSC3GA40E-7FCN1152C ² | -7 | Lead-Free Ceramic fcBGA | 1152 | COM | 40.4 |
| LFSC3GA40E-6FCN1152C ² | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 40.4 |
| LFSC3GA40E-5FCN1152C ² | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 40.4 |
| LFSC3GA40E-7FFN1152C | -7 | Lead-Free Organic fcBGA | 1152 | COM | 40.4 |
| LFSC3GA40E-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 40.4 |
| LFSC3GA40E-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 40.4 |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).2. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|--------------------------|-------|-------|----------|
| LFSCM3GA40EP1-7FFN1020C ¹ | -7 | Organic fcBGA | 1020 | COM | 40.4 |
| LFSCM3GA40EP1-6FFN1020C ¹ | -6 | Organic fcBGA | 1020 | COM | 40.4 |
| LFSCM3GA40EP1-5FFN1020C ¹ | -5 | Organic fcBGA | 1020 | COM | 40.4 |
| LFSCM3GA40EP1-7FFAN1020C | -7 | Organic fcBGA Revision 2 | 1020 | COM | 40.4 |
| LFSCM3GA40EP1-6FFAN1020C | -6 | Organic fcBGA Revision 2 | 1020 | COM | 40.4 |
| LFSCM3GA40EP1-5FFAN1020C | -5 | Organic fcBGA Revision 2 | 1020 | COM | 40.4 |
| LFSCM3GA40EP1-7FCN1152C ² | -7 | Ceramic fcBGA | 1152 | COM | 40.4 |
| LFSCM3GA40EP1-6FCN1152C ² | -6 | Ceramic fcBGA | 1152 | COM | 40.4 |
| LFSCM3GA40EP1-5FCN1152C ² | -5 | Ceramic fcBGA | 1152 | COM | 40.4 |
| LFSCM3GA40EP1-7FFN1152C | -7 | Organic fcBGA | 1152 | COM | 40.4 |
| LFSCM3GA40EP1-6FFN1152C | -6 | Organic fcBGA | 1152 | COM | 40.4 |
| LFSCM3GA40EP1-5FFN1152C | -5 | Organic fcBGA | 1152 | COM | 40.4 |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).2. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

Commercial, Cont.

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA80E-7FCN1152C ¹ | -7 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-6FCN1152C ¹ | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-5FCN1152C ¹ | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-7FFN1152C | -7 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSC3GA80E-7FCN1704C ¹ | -7 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-6FCN1704C ¹ | -6 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-5FCN1704C ¹ | -5 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-7FFN1704C | -7 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-6FFN1704C | -6 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSC3GA80E-5FFN1704C | -5 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSCM3GA80EP1-7FCN1152C ¹ | -7 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-6FCN1152C ¹ | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-5FCN1152C ¹ | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-7FFN1152C | -7 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 80.1 |
| LFSCM3GA80EP1-7FCN1704C ¹ | -7 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-6FCN1704C ¹ | -6 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-5FCN1704C ¹ | -5 | Lead-Free Ceramic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-7FFN1704C | -7 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-6FFN1704C | -6 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |
| LFSCM3GA80EP1-5FFN1704C | -5 | Lead-Free Organic fcBGA | 1704 | COM | 80.1 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA115E-6FCN1152C ¹ | -6 | Lead-Free Ceramic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-5FCN1152C ¹ | -5 | Lead-Free Ceramic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-6FFN1152C | -6 | Lead-Free Organic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-5FFN1152C | -5 | Lead-Free Organic fcBGA | 1152 | COM | 115.2 |
| LFSC3GA115E-6FCN1704C ¹ | -6 | Lead-Free Ceramic fcBGA | 1704 | COM | 115.2 |
| LFSC3GA115E-5FCN1704C ¹ | -5 | Lead-Free Ceramic fcBGA | 1704 | COM | 115.2 |
| LFSC3GA115E-6FFN1704C | -6 | Lead-Free Organic fcBGA | 1704 | COM | 115.2 |
| LFSC3GA115E-5FFN1704C | -5 | Lead-Free Organic fcBGA | 1704 | COM | 115.2 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).