E. Lattice Semiconductor Corporation - <u>LFSC3GA15E-5F900C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	3750
Number of Logic Elements/Cells	15000
Total RAM Bits	1054720
Number of I/O	300
Number of Gates	
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	900-BBGA
Supplier Device Package	900-FPBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga15e-5f900c

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

PFU Blocks

The core of the LatticeSC devices consists of PFU blocks. The PFUs can be programmed to perform Logic, Arithmetic, Distributed RAM and Distributed ROM functions.

Each PFU block consists of four interconnected slices, numbered 0-3 as shown in Figure 2-2. All the interconnections to and from PFU blocks are from routing. There are 53 inputs and 25 outputs associated with each PFU block.

Figure 2-2. PFU Diagram




Slice

Each slice contains two LUT4 lookup tables feeding two registers (programmed to be in FF or Latch mode), and some associated logic that allows the LUTs to be combined to implement 5, 6, 7 and 8 Input LUTs (LUT5, LUT6, LUT7 and LUT8). There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select and wider RAM/ROM functions. Figure 2-3 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative and edge/level clocks.

There are 14 input signals: 13 signals from routing and one from the carry-chain (from adjacent slice or PFU). There are seven outputs: six to routing and one to carry-chain (to adjacent PFU). Table 2-1 lists the signals associated with each slice.

Figure 2-6. Per Quadrant Clock Selection



Note: GND is available to switch off the network.

Secondary Clocks

In addition to the primary clock network and edge clocks the LatticeSC devices also contain a secondary clock network. Built of X6 style routing elements this secondary clock network is ideal for routing slower speed clock and control signals throughout the device preserving high-speed clock networks for the most timing critical signals.

Edge Clocks

LatticeSC devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are eight edge clocks per bank for the top and bottom of the device. The left and right sides have eight edge clocks per side for both banks located on that side. Figure 2-7 shows the arrangement of edge clocks.

Edge clock resources can be driven from a variety of sources. Edge clock resources can be driven from:

- Edge clock PIOs in the same bank
- Primary clock PIOs in the same bank
- Routing
- Adjacent PLLs and DLLs
- ELSR output from the clock divider

Lattice Semiconductor


There is a Digital Control (DCNTL) bus available from the DLL block. This Digital Control bus is available to the delay lines in the PIC blocks in the adjacent banks. The UDDCNTL signal allows the user to latch the current value on the digital control bus.

Figure 2-12 shows the DLL block diagram of the DLL inputs and outputs. The output of the phase frequency detector controls an arithmetic logic unit (ALU) to add or subtract one delay tap. The digital output of this ALU is used to control the delay value of the delay chain and this digital code is transmitted via the DCNTL bus.

The sysCLOCK DLL can be configured at power-up, then, if desired, reconfigured dynamically through the Serial Memory Interface bus which interfaces with the on-chip Microprocessor Interface (MPI) bus. In addition, users can drive the SMI interface from routing if desired.

The user can configure the DLL for many common functions such as clock injection match and single delay cell. Lattice provides primitives in its design for time reference delay (DDR memory) and clock injection delay removal.

Figure 2-12. DLL Diagram



PLL/DLL Cascading

The LatticeSC devices have been designed to allow certain combinations of PLL and DLL cascading. The allowable combinations are as follows:

- PLL to PLL
- PLL to DLL
- DLL to DLL
- DLL to PLL

DLLs are used to shift the clock in relation to the data for source synchronous inputs. PLLs are used for frequency synthesis and clock generation for source synchronous interfaces. Cascading PLL and DLL blocks allows applications to utilize the unique benefits of both DLL and PLLs.

When cascading the DLL to the PLL, the DLL can be used to drive the PLL to create fine phase shifts of an input clock signal. Figure 2-13 shows a shift of all outputs for CLKOP and CLKOS out in time.

Tristate Register Block

The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the PURESPEED I/O buffers. The block contains a register for SDR operation and a group of three registers for DDR and shift register operation. The output signal tri-state control signal (TO) can be derived directly from one of the inputs (bypass mode), the SDR shift register, the DDR registers or the data associated with the buffer (for open drain emulation). Figure 2-24 shows the diagram of the Tristate Register Block.

Tristate SDR Register/Latch Block


The SDR register operates on the positive edge of the high-speed clock. In it has a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR and Global Set Reset GSR enable or disable. The register LSR input is driven from LSRO, which is generated from the PIO control MUX. The GSR input is driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

Tristate DDR/Shift Register Block

The DDR/Shift block is shared with the output block allowing DDR support using the high-speed clock and the associated transfer from the low-speed clock domain. It functions as a gearbox allowing low-speed parallel data from the FPGA fabric to provide a high-speed tri-state control stream.

There is a special mode for DDR-II memory interfaces where the termination is controlled by the output tristate signal. During WRITE cycle when the FPGA is driving the lines, the parallel terminations are turned off. During READ cycle when the FPGA is receiving data, the parallel terminations are turned on.

Figure 2-24. Tristate Register Block¹



I/O Architecture Rules

Table 2-6 shows the PIO usage for x1, x2, x4 gearing. The checkmarks in the columns show the specific PIOs that are used for each gearing mode. When using x2 or x4 gearing, any PIO which is not used for gearing can still be used as an output.

- 8-bit SERDES Only
- 10-bit SERDES Only
- SONET (STS-12/STS-48)
- Gigabit Ethernet
- Fibre Channel
- XAUI
- Serial RapidIO
- PCI-Express
- Generic 8b10b

flexiPCS Quad

The flexiPCS logic is arranged in quads containing logic for four independent full-duplex data channels. Each device in the LatticeSC family has up to eight quads of flexiPCS logic. The LatticeSC Family Selection Guide table on the first page of this data sheet contains the number of flexiPCS channels present on the chip. Note that in some packages (particularly lower pin count packages), not all channels from all quads on a given device may be bonded to package pins.

Each quad supports up to four channels of full-duplex data and can be programmed into any one of several protocol based modes. Each quad requires its own reference clock which can be sourced externally or from the FPGA logic. The user can utilize between one and four channels in a quad, depending on the application.

Figure 2-30 shows an example of four flexiPCS quads in a LatticeSC device. Quads are labeled according to the address of their software controlled registers.




Figure 2-30. LatticeSC flexiPCS

Since each quad has its own reference clock, different quads can support different standards on the same chip. This feature makes the LatticeSC family of devices ideal for bridging between different standards.







Figure 3-13. Waveform First Write after Empty Flag



LFSC/M15 Logic Signal Connections: 256 fpBGA^{1,2} (Cont.)

		LFSC/M15		
Ball Number	Ball Function	VCCIO Bank	Dual Function	
C5	A_VDDIB1_L	-		
A5	A_HDINP1_L	-	PCS 360 CH 1 IN P	
B5	A_HDINN1_L	-	PCS 360 CH 1 IN N	
A4	A_HDOUTP1_L	-	PCS 360 CH 1 OUT P	
B4	A_HDOUTN1_L	-	PCS 360 CH 1 OUT N	
C4	A_VDDOB1_L	-		
B3	A_HDOUTN0_L	-	PCS 360 CH 0 OUT N	
C3	A_VDDOB0_L	-		
A3	A_HDOUTP0_L	-	PCS 360 CH 0 OUT P	
B2	A_HDINN0_L	-	PCS 360 CH 0 IN N	
A2	A_HDINP0_L	-	PCS 360 CH 0 IN P	
C2	A_VDDIB0_L	-		
A1	GND	-		
A16	GND	-		
B10	GND	-		
C13	GND	-		
D15	GND	-		
D3	GND	-		
E11	GND	-		
F13	GND	-		
G14	GND	-		
G2	GND	-		
G8	GND	-		
H10	GND	-		
J7	GND	-		
K15	GND	-		
K3	GND	-		
K9	GND	-		
M6	GND	-		
N11	GND	-		
N14	GND	-		
N2	GND	-		
P10	GND	-		
P4	GND	-		
R13	GND	-		
R7	GND	-		
G10	VCC	-		
G7	VCC	-		
G9	VCC	-		
H7	VCC	-		
H8	VCC	-		
H9	VCC	-		
J10	VCC	-		
.18	VCC			

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1, 2} (Cont.)

		LFSC/M15			LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
E19	NC	-		NC	-			
G21	NC	-		NC	-			
G20	NC	-		NC	-			
G19	NC	-		NC	-			
F9	NC	-		NC	-			
A11	NC	-		NC	-			
G7	NC	-		NC	-			
AH9	NC	-		NC	-			
H8	VCC12	-		VCC12	-			
T8	VCC12	-		VCC12	-			
AB9	VCC12	-		VCC12	-			
AC8	VCC12	-		VCC12	-			
AB22	VCC12	-		VCC12	-			
AC23	VCC12	-		VCC12	-			
R23	VCC12	-		VCC12	-			
H23	VCC12	-		VCC12	-			
H15	VCC12	-		VCC12	-			
L24	VTT_2	2		VTT_2	2			
T23	VTT_2	2		VTT_2	2			
AC24	VTT_3	3		VTT_3	3			
T25	VTT_3	3		VTT_3	3			
W25	VTT_3	3		VTT_3	3			
AD24	VTT_4	4		VTT_4	4			
AE17	VTT_4	4		VTT_4	4			
AE18	VTT_4	4		VTT_4	4			
AC15	VTT_5	5		VTT_5	5			
AD16	VTT_5	5		VTT_5	5			
AE9	VTT_5	5		VTT_5	5			
AA6	VTT_6	6		VTT_6	6			
T7	VTT_6	6		VTT_6	6			
W6	VTT_6	6		VTT_6	6			
L7	VTT_7	7		VTT_7	7			
P7	VTT_7	7		VTT_7	7			
AA10	VCC	-		VCC	-			
AA11	VCC	-		VCC	-			
AA12	VCC	-		VCC	-			
AA13	VCC	-		VCC	-			
AA14	VCC	-		VCC	-			
AA17	VCC	-		VCC	-			
AA18	VCC	-		VCC	-			
AA19	VCC	-		VCC	-			
AA20	VCC	-		VCC	-			
AA21	VCC	-		VCC	-			
AA22	VCC	-		VCC	-			
AA9	VCC	-		VCC	-			

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1, 2} (Cont.)

Ball		LFSC/M25			LFSC/M40			
Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
H1	PR25B	2		PR23B	2			
H2	PR25A	2		PR23A	2			
N8	PR22D	2		PR25D	2			
M8	PR22C	2		PR25C	2			
H4	PR22B	2		PR25B	2			
J4	PR22A	2		PR25A	2			
G1	PR21B	2		PR22B	2			
G2	PR21A	2		PR22A	2			
L7	PR20D	2		PR21D	2			
L8	PR20C	2		PR21C	2			
F2	PR20B	2		PR21B	2			
F1	PR20A	2		PR21A	2			
K5	PR18D	2	VREF2_2	PR18D	2	VREF2_2		
J5	PR18C	2		PR18C	2			
E2	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_C	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_0		
E1	PR18A	2	URC_DLLT_IN_D/URC_DLLT_FB_C	PR18A	2	URC_DLLT_IN_D/URC_DLLT_FB_C		
N10	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A		
M10	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A		
D2	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_D	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_E		
D2	PR17A	2	URC_DLLT_IN_C/URC_DLLT_FB_D	PR17A	2	URC_DLLT_IN_C/URC_DLLT_FB_D		
K6	PR16D	2		PR16D	2			
K0 K7	PR16D PR16C	2		PR16D	2			
J8	PR16B	2	URC_PLLC_IN_A/URC_PLLC_FB_B	PR16B	2	URC_PLLC_IN_A/URC_PLLC_FB_E		
K8	PR16A	2	URC_PLLT_IN_A/URC_PLLT_FB_B	PR16A	2	URC_PLLT_IN_A/URC_PLLT_FB_B		
J10	VCCJ	-		VCCJ	-			
J9	TDO	-	TDO	TDO	-	TDO		
K9	TMS	-		TMS	-			
J12	ТСК	-		тск	-			
J13	TDI	-		TDI	-			
K12	PROGRAMN	1		PROGRAMN	1			
K13	MPIIRQN	1	CFGIRQN/MPI_IRQ_N	MPIIRQN	1	CFGIRQN/MPI_IRQ_N		
K10	CCLK	1		CCLK	1			
F5	RESP_URC	-		RESP_URC	-			
B5	VCC12	-		VCC12	-			
D5	A_REFCLKN_R	-		A_REFCLKN_R	-			
C5	A_REFCLKP_R	-		A_REFCLKP_R	-			
B2	A_VDDIB0_R	-		A_VDDIB0_R	-			
C1	A_HDINP0_R	-	PCS 3E0 CH 0 IN P	A_HDINP0_R	-	PCS 3E0 CH 0 IN P		
C2	A_HDINN0_R	-	PCS 3E0 CH 0 IN N	A_HDINN0_R	-	PCS 3E0 CH 0 IN N		
A3	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P		
D3	A_VDDOB0_R	-		A_VDDOB0_R	-			
B3	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N		
D4	A_VDDOB1_R	-		A_VDDOB1_R	-			
B4	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N		
A4	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P		
H5	A_HDINN1_R	-	PCS 3E0 CH 1 IN N		-	PCS 3E0 CH 1 IN N		
G5	A_HDINP1_R	-	PCS 3E0 CH 1 IN P	A_HDINP1_R	-	PCS 3E0 CH 1 IN P		
F4	A_VDDIB1_R	-		A_VDDIB1_R	-			
H6	A_VDDIB2_R	-		A_VDDIB2_R	-			
F6	A_HDINP2_R	-	PCS 3E0 CH 2 IN P	A_HDINP2_R	-	PCS 3E0 CH 2 IN P		

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1, 2} (Cont.)

Ball		LFSC/M25			LFSC/M40			
Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
U12	VCC12	-		VCC12	-			
U21	VCC12	-		VCC12	-			
AA16	VCC12	-		VCC12	-			
AA17	VCC12	-		VCC12	-			
M14	VCC12	-		VCC12	-			
P12	VCC12	-		VCC12	-			
W12	VCC12	-		VCC12	-			
AA14	VCC12	-		VCC12	-			
AA19	VCC12	-		VCC12	-			
W21	VCC12	-		VCC12	-			
P21	VCC12	-		VCC12	-			
M19	VCC12	-		VCC12	-			
A2	GND	-		GND	-			
A10	GND	-		GND	-			
E28	NC	-		NC	-			
E5	NC	-		NC	-			
F10	NC	-		NC	-			
E10	NC	-		NC	-			
E23	NC	-		NC	-			
F23	NC	-		NC	-			

1. Differential pair grouping within a PIC is A (True) and B (Complement) and C (True) and D (Complement).

2. The LatticeSC/M25 and LatticeSC/M40 in a 1020-pin package support a 16-bit MPI interface.

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1, 2} (Cont.)

			С/М40		LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
R7	NC	-		PR39D	2			
P7	NC	-		PR39C	2			
N3	NC	-		PR39B	2			
M3	NC	-		PR39A	2			
H1	NC	-		PR26B	2			
G1	NC	-		PR26A	2			
L5	NC	-		PR25B	2			
K5	NC	-		PR25A	2			
G2	NC	-		PR24B	2			
F2	NC	-		PR24A	2			
F1	NC	-		PR22B	2			
E1	NC	-		PR22A	2			
A2	GND	-		GND	-			
A33	GND	-		GND	-			
AA15	GND	-		GND	-			
AA20	GND	-		GND	-			
AA32	GND	-		GND	-			
AA4	GND	-		GND	-			
AB28	GND	-		GND	-			
AB6	GND	-		GND	-			
AC11	GND	-		GND	-			
AC18	GND	-		GND	-			
AC25	GND	-		GND	-			
AD23	GND	-		GND	-			
AD3	GND	-		GND	-			
AD31	GND	-		GND	-			
AE12	GND	-		GND	-			
AE15	GND	-		GND	-			
AE29	GND	-		GND	-			
AE7	GND	-		GND	-			
AE9	GND	-		GND	-			
AF20	GND	-		GND	-			
AF26	GND	-		GND	-			
AG32	GND	-		GND	-			
AG4	GND	-		GND	-			
AH13	GND	-		GND	-			
AH19	GND	-		GND	-			
AH25	GND	-		GND	-			
AH7	GND	-		GND	-			
AJ10	GND	-		GND	-			
AJ16	GND	-		GND	-			
AJ22	GND	-		GND	-			
AJ28	GND	-		GND	-			
AK3	GND	-		GND	-			
AK31	GND	-		GND	-			

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
N27	PL47C	7					
P27	PL47D	7					
K33	PL49A	7					
L33	PL49B	7					
M30	PL49C	7					
N30	PL49D	7					
M31	PL51A	7					
N31	PL51B	7					
P24	PL51C	7					
R24	PL51D	7					
M33	PL56A	7					
N33	PL56B	7					
U25	PL56C	7					
T25	PL56D	7					
L34	PL57A	7					
M34	PL57B	7					
P29	PL57C	7					
R29	PL57D	7					
N34	PL60A	7					
P34	PL60B	7					
R27	PL60C	7					
T27	PL60D	7					
R32	PL61A	7	PCLKT7_1				
R31	PL61B	7	PCLKC7_1				
U24	PL61C	7	PCLKT7_3				
T24	PL61D	7	PCLKC7_3				
P33	PL62A	7	PCLKT7_0				
R33	PL62B	7	PCLKC7_0				
T26	PL62C	7	PCLKT7_2				
U26	PL62D	7	PCLKC7_2				
T32	PL64A	6	PCLKT6_0				
T31	PL64B	6	PCLKC6_0				
U29	PL64C	6	PCLKT6_1				
V29	PL64D	6	PCLKC6_1				
T30	PL65A	6					
U30	PL65B	6					
U27	PL65C	6	PCLKT6_3				
V27	PL65D	6	PCLKC6_3				
R34	PL66A	6					
T34	PL66B	6					
U28	PL66C	6	PCLKT6_2				
V28	PL66D	6	PCLKC6_2				
V30	PL69A	6	-				

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
AP20	PB61B	5					
AH21	PB61C	5					
AH20	PB61D	5					
AM20	PB63A	5					
AM19	PB63B	5					
AJ21	PB63C	5					
AJ20	PB63D	5					
AK19	PB66A	5					
AK18	PB66B	5					
AE18	PB66C	5					
AD18	PB66D	5					
AN19	PB69A	5					
AN18	PB69B	5					
AG18	PB69C	5					
AF18	PB69D	5					
AP19	PB71A	5					
AP18	PB71B	5					
AJ18	PB71C	5					
AH18	PB71D	5					
AP17	PB73A	4					
AP16	PB73B	4					
AJ17	PB73C	4					
AH17	PB73D	4					
AN17	PB75A	4					
AN16	PB75B	4					
AE17	PB75C	4					
AD17	PB75D	4					
AK17	PB78A	4					
AK16	PB78B	4					
AG17	PB78C	4					
AF17	PB78D	4					
AM16	PB81A	4					
AM15	PB81B	4					
AJ15	PB81C	4					
AJ14	PB81D	4					
AL16	PB83A	4					
AL15	PB83B	4					
AG16	PB83C	4					
AF16	PB83D	4					
AP15	PB86A	4					
AP14	PB86B	4					
AH15	PB86C	4					
AH14	PB86D	4					

	LFSC/M115							
Ball Number	Ball Function	VCCIO Bank	Dual Function					
J17	PT81C	1	D20/PCLKT1_2/MPI_DATA20					
D16	PT81B	1	MCA_CLK_P1_OUT					
E16	PT81A	1	MCA_CLK_P1_IN					
H15	PT78D	1	D21/PCLKC1_1/MPI_DATA21					
H16	PT78C	1	D22/PCLKT1_1/MPI_DATA22					
C15	PT78B	1	MCA_CLK_P2_OUT					
C16	PT78A	1	MCA_CLK_P2_IN					
L17	PT75D	1	MCA_DONE_OUT					
K17	PT75C	1	BUSYN/RCLK/SCK					
E17	PT75B	1	DP0/MPI_PAR0					
F17	PT75A	1	MPI_TA					
G17	PT73D	1	D23/MPI_DATA23					
H17	PT73C	1	DP2/MPI_PAR2					
A17	PT73B	1	PCLKC1_0					
B17	PT73A	1	PCLKT1_0/MPI_CLK					
G18	PT71D	1	DP3/PCLKC1_4/MPI_PAR3					
H18	PT71C	1	D24/PCLKT1_4/MPI_DATA24					
E18	PT71B	1	MPI_RETRY					
F18	PT71A	1	A0/MPI_ADDR14					
J18	PT69D	1	A1/MPI_ADDR15					
J19	PT69C	1	A2/MPI_ADDR16					
C20	PT69B	1	A3/MPI_ADDR17					
C19	PT69A	1	A4/MPI_ADDR18					
K18	PT66D	1	D25/PCLKC1_5/MPI_DATA25					
L18	PT66C	1	D26/PCLKT1_5/MPI_DATA26					
D19	PT66B	1	A5/MPI_ADDR19					
E19	PT66A	1	A6/MPI_ADDR20					
H19	PT63D	1	D27/MPI_DATA27					
H20	PT63C	1	VREF1_1					
A18	PT63B	1	A7/MPI_ADDR21					
B18	PT63A	1	A8/MPI_ADDR22					
H21	PT61D	1	D28/PCLKC1_6/MPI_DATA28					
J21	PT61C	1	D29/PCLKT1_6/MPI_DATA29					
A19	PT61B	1	A9/MPI_ADDR23					
B19	PT61A	1	A10/MPI_ADDR24					
H22	PT58D	1	D30/PCLKC1_7/MPI_DATA30					
J22	PT58C	1	D31/PCLKT1_7/MPI_DATA31					
F20	PT58B	1	A11/MPI_ADDR25					
G20	PT58A	1	A12/MPI_ADDR26					
K21	PT57D	1	 D11/MPI_DATA11					
K22	PT57C	1	 D12/MPI_DATA12					
A20	PT57B	1	A13/MPI_ADDR27					
B20	PT57A	1						

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
Y18	VCC	-					
Y20	VCC	-					
AB15	VCC12	-					
AB20	VCC12	-					
N15	VCC12	-					
N20	VCC12	-					
R13	VCC12	-					
R22	VCC12	-					
Y13	VCC12	-					
Y22	VCC12	-					
AA12	VCCAUX	-					
AA23	VCCAUX	-					
AB12	VCCAUX	-					
AB16	VCCAUX	-					
AB17	VCCAUX	-					
AB18	VCCAUX	-					
AB19	VCCAUX	-					
AB23	VCCAUX	-					
AC12	VCCAUX	-					
AC13	VCCAUX	-					
Y19	GND	-					
AC14	VCCAUX	-					
AC17	VCCAUX	-					
AC21	VCCAUX	-					
AC22	VCCAUX	-					
AC23	VCCAUX	-					
M13	VCCAUX	-					
M14	VCCAUX	-					
M18	VCCAUX	-					
M21	VCCAUX	-					
M22	VCCAUX	-					
N12	VCCAUX	-					
N16	VCCAUX	-					
N17	VCCAUX	-					
N18	VCCAUX	-					
N19	VCCAUX	-					
N23	VCCAUX	-					
P12	VCCAUX	-					
P23	VCCAUX	-					
T13	VCCAUX	-					
T22	VCCAUX	-					
U12	VCCAUX	-					
U13	VCCAUX	-					

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1, 2} (Cont.)

T		LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
AE1	PR74A	3		PR88A	3			
AF12	PR73D	3		PR87D	3			
AE12	PR73C	3		PR87C	3			
AF2	PR73B	3		PR87B	3			
AE2	PR73A	3		PR87A	3			
AF11	PR72D	3		PR86D	3			
AE11	PR72C	3		PR86C	3			
AF5	PR72B	3		PR86B	3			
AE5	PR72A	3		PR86A	3			
AF10	PR69D	3		PR83D	3			
AE10	PR69C	3		PR83C	3			
AD1	PR69B	3		PR83B	3			
AC1	PR69A	3		PR83A	3			
AF9	PR68D	3		PR82D	3			
AE9	PR68C	3		PR82C	3			
AD2	PR68B	3		PR82B	3			
AC2	PR68A	3		PR82A	3			
AF6	PR67D	3		PR81D	3			
AE6	PR67C	3		PR81C	3			
AD3	PR67B	3		PR81B	3			
AC3	PR67A	3		PR81A	3			
AE8	PR65D	3		PR79D	3			
AD8	PR65C	3		PR79C	3			
AD4	PR65B	3		PR79B	3			
AC4	PR65A	3		PR79A	3			
AE7	PR64D	3		PR78D	3			
AD7	PR64C	3		PR78C	3			
AD5	PR64B	3		PR78B	3			
AC5	PR64A	3		PR78A	3			
AD6	PR63D	3		PR77D	3			
AC6	PR63C	3		PR77C	3			
AB1	PR63B	3		PR77B	3			
AA1	PR63A	3		PR77A	3			
AD9	PR61D	3		PR75D	3			
AC9	PR61C	3		PR75C	3			
AB2	PR61B	3		PR75B	3			
AA2	PR61A	3		PR75A	3			
AD14	PR60D	3		PR74D	3			
AC14	PR60C	3		PR74C	3			
AB5	PR60B	3		PR74B	3			
AA5	PR60A	3		PR74A	3			
AD10	PR59D	3		PR73D	3			
AC10	PR59C	3		PR73C	3			
Y1	PR59B	3		PR73B	3			
W1	PR59A	3		PR73A	3			

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1, 2} (Cont.)

			LFSC/M80	LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
D1	A_HDINN0_R	-	PCS 3E0 CH 0 IN N	A_HDINN0_R	-	PCS 3E0 CH 0 IN N	
F1	VCC12	-		VCC12	-		
A3	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P	
E1	A_VDDOB0_R	-		A_VDDOB0_R	-		
B3	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N	
C2	A_VDDOB1_R	-		A_VDDOB1_R	-		
A4	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N	
B2	VCC12	-		VCC12	-		
B4	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P	
E3	A_HDINN1_R	-	PCS 3E0 CH 1 IN N	A_HDINN1_R	-	PCS 3E0 CH 1 IN N	
D3	A_HDINP1_R	-	PCS 3E0 CH 1 IN P	A_HDINP1_R	-	PCS 3E0 CH 1 IN P	
M10	VCC12	-		VCC12	-		
E2	A_VDDIB1_R	-		A_VDDIB1_R	-		
J11	VCC12	-		VCC12	-		
M11	A_VDDIB2_R	-		A_VDDIB2_R	-		
D4	A_HDINP2_R	-	PCS 3E0 CH 2 IN P	A_HDINP2_R	-	PCS 3E0 CH 2 IN P	
E4	A_HDINN2_R	-	PCS 3E0 CH 2 IN N	A_HDINN2_R	-	PCS 3E0 CH 2 IN N	
K9	VCC12	-		VCC12	-		
A5	A_HDOUTP2_R	-	PCS 3E0 CH 2 OUT P	A_HDOUTP2_R	-	PCS 3E0 CH 2 OUT P	
D2	A_VDDOB2_R	-		A_VDDOB2_R	-		
B5	A_HDOUTN2_R	-	PCS 3E0 CH 2 OUT N	A_HDOUTN2_R	-	PCS 3E0 CH 2 OUT N	
L10	A_VDDOB3_R	-		A_VDDOB3_R	-		
B6	A_HDOUTN3_R	-	PCS 3E0 CH 3 OUT N	A_HDOUTN3_R	-	PCS 3E0 CH 3 OUT N	
G6	VCC12	-		VCC12	-		
A6	A_HDOUTP3_R	-	PCS 3E0 CH 3 OUT P	A_HDOUTP3_R	-	PCS 3E0 CH 3 OUT P	
E5	A_HDINN3_R	-	PCS 3E0 CH 3 IN N	A_HDINN3_R	-	PCS 3E0 CH 3 IN N	
D5	A_HDINP3_R	-	PCS 3E0 CH 3 IN P	A_HDINP3_R	-	PCS 3E0 CH 3 IN P	
K12	VCC12	-		VCC12	-		
L13	A_VDDIB3_R	-		A_VDDIB3_R	-		
N14	VCC12	-		VCC12	-		
F9	B_VDDIB0_R	-		B_VDDIB0_R	-		
D6	B_HDINP0_R	-	PCS 3E1 CH 0 IN P	B_HDINP0_R	-	PCS 3E1 CH 0 IN P	
E6	B_HDINN0_R	-	PCS 3E1 CH 0 IN N	B_HDINN0_R	-	PCS 3E1 CH 0 IN N	
J8	VCC12	-		VCC12	-		
B7	B_HDOUTP0_R	-	PCS 3E1 CH 0 OUT P	B_HDOUTP0_R	-	PCS 3E1 CH 0 OUT P	
G4	B_VDDOB0_R	-		B_VDDOB0_R	-		
A7	B_HDOUTN0_R	-	PCS 3E1 CH 0 OUT N	B_HDOUTN0_R	-	PCS 3E1 CH 0 OUT N	
K8	B_VDDOB1_R	-		B_VDDOB1_R	-		
A8	B_HDOUTN1_R	-	PCS 3E1 CH 1 OUT N	B_HDOUTN1_R	-	PCS 3E1 CH 1 OUT N	
L9	VCC12	-		VCC12	-		
B8	B_HDOUTP1_R	-	PCS 3E1 CH 1 OUT P	B_HDOUTP1_R	-	PCS 3E1 CH 1 OUT P	
E7	B_HDINN1_R	-	PCS 3E1 CH 1 IN N	B_HDINN1_R	-	PCS 3E1 CH 1 IN N	
D7	B_HDINP1_R	-	PCS 3E1 CH 1 IN P	B_HDINP1_R	-	PCS 3E1 CH 1 IN P	
F10	VCC12	-		VCC12	-		
K13	B_VDDIB1_R	-		B_VDDIB1_R	-		

Commercial, Cont.

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSCM3GA115EP1-6FC1152C ¹	-6	Ceramic fcBGA	1152	COM	115.2
LFSCM3GA115EP1-5FC1152C ¹	-5	Ceramic fcBGA	1152	COM	115.2
LFSCM3GA115EP1-6FF1152C	-6	Organic fcBGA	1152	COM	115.2
LFSCM3GA115EP1-5FF1152C	-5	Organic fcBGA	1152	COM	115.2
LFSCM3GA115EP1-6FC1704C ¹	-6	Ceramic fcBGA	1704	COM	115.2
LFSCM3GA115EP1-5FC1704C1	-5	Ceramic fcBGA	1704	COM	115.2
LFSCM3GA115EP1-6FF1704C	-6	Organic fcBGA	1704	COM	115.2
LFSCM3GA115EP1-5FF1704C	-5	Organic fcBGA	1704	COM	115.2

1. Converted to organic flip-chip BGA package per PCN #01A-10.



LatticeSC/M Family Data Sheet Revision History

December 2011

Data Sheet DS1004

Date	Version	Section	Change Summary	
February 2006	01.0		Initial release.	
March 2006 01.1	Introduction	SC25 1020 I/O count changed to 476.		
	Architecture	Changed ROM 16X4 to ROM 16X2.		
			Changed "X2 or X4" to "DIV2 or DIV4".	
			Added Global Set/Reset Section.	
		DC and Switching	Added notes 5 and 6 to Recommended Operating Conditions table.	
		Characteristics	Added Power Supply Ramp Rates table.	
			Removed -5 and -6 speed grades from Typical Building Block Performance table.	
			Added Input Delay Timing table.	
			Added Synchronous GSR Timing table.	
		Pinout Information	Expanded PROBE_VCC and PROBE_GND description.	
			Removed A-RXREFCLKP_[L/R] from Signal Description table.	
			Added RESP_[ULC/URC] to Signal Description table.	
			Added notes 1 and 2 to Signal Description table.	
			Changed number of NCs to 28.	
			Changed number of SERDES (signal + power supply) to 74.	
			Removed RESP balls from NC list (B2, C2, B29, C29).	
			Added note to VTT table.	
			Changed RxRefclk (B2 and C2) to NC.	
			Added RESP_ULC.	
			Added RESP_URC.	
			Changed RxRefclk (B29 and C29) to NC.	
June 2006	June 2006 01.2	Introduction	Changed SERDES min bandwidth from 622 Mbps to 600 Mbps.	
			Changed max SERDES bandwidth from 3.4 Gbps to 3.8 Gbps.	
			Corrected number of package I/Os for the SC80 and SC115 1704 pin packages.	
			Updated speed performance for typical functions with ispLEVER 6.0 values.	
		Architecture	Changed "When these pins are not used they should be left uncon- nected." with "Unused VTT pins should be connected to GND if the internal or external VCMT function is not used in the bank. If the internal or external VCMT function for differential input termination is used, the VTT pins should be unconnected and allowed to float."	
		Added "SERDES Power Supply Sequencing Requirements" section.		
		Changed total bandwidth per quad from 13.6 Gbps to 15.2 Gbps.		
			Added the accuracy of the temperature-sensing diode to be typically +/- 10 °C. Also referred to a temperature-sensing diode application note for more information.	
		DC and Switching Characteristics	Changed "CTAP" to "internal or external VCMT".	
			Changed VCC12 parameter to include VDDP, VDDTX and VDDRX.	
			Changed typical values to match ispLEVER 6.0 Power Calculator.	

© 2011 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Date	Version	Section	Change Summary	
August 2006 01.3 (cont.) (cont.)		DC and Switching Characteristics (cont.)	Updated LatticeSC Family Timing Adders with ispLEVER 6.0 SP1 results	
			Updated PLL Timing Parameters based on PDE testing results	
			Removed RDDATA parameter from sysCONFIG readback timing table	
		Multiple	Changed TDO/RDDATA to TDO	
		Pinout Information	Removed all MPI signals from SC15 256 pin package Dual Function Column	
			Added note to SC15, SC25 900 pin package that the package supports a 16 bit MPI	
			Added note that pin D3 in an SC15 and SC25 900 pin package should not be used for single-ended outputs	
			Added note that pin D28 in an SC15 and SC25 900 pin package should not be used for single-ended outputs	
			Added note to SC25 1020 pin package that the package supports a 16 bit MPI	
			Added note to SC80 1152 pin package that the package supports a 32 bit MPI	
			Added note to SC80 1704 pin package that the package supports a 32 bit MPI	
		Ordering Information	Changed "fcBGA" for the 1020 packages to "ffBGA"	
November 2006	01.4	Introduction	LatticeSC Family Selection Guide table – I/O count for SC80 device, 1704 fcBGA package changed to 904/32. I/O count for SC115 device, 1704 fcBGA package changed to 942/32.	
		DC and Switching Characteristics	DC Electrical Characteristics table – Updated the initialization and standby supply current values.	
			DC Electrical Characteristics table – Updated the sysCONFIG Master Parallel mode RCLK low and RCLK high time specifications.	
			DC Electrical Characteristics table – Updated VCCIO values for LVPECL33 I/Os.	
		Pin Information	Pin Information Summary table - Changed number of single ended user I/Os from 906 to 904 for 1704 fcBGA.	
			Removed the single-ended only output restriction on pins D3 and D28 in an SC15 and SC25 900 pin package.	
		Ordering Information	Ordering Information tables - Changed number of I/Os from 906 to 904 for 1704 fcBGA.	
			Added ordering part numbers for LatticeSC/SCM 40K and 115K LUT devices.	
			Added lead-free ordering part numbers.	
		Multiple	Changed number of available SC80 I/O from 906 to 904.	
			Changed number of available SC115 I/O from 944 to 942.	
January 2007	01.4a	Architecture	Added EBR Asynchronous Reset section.	
February 2007	01.4b	Architecture	Updated EBR Asynchronous Reset section.	
March 2007	01.5	Architecture	Added EBR asynchronous reset clarification	
			Clarified that differential drivers are not supported in banks 1, 4 and 5	
		DC and Switching Characteristics	Added clarification for the description of the junction temperature speci- fication in the Absolute Maximum Ratings section.	
			Updated Initialization and Standby Current table.	
			Updated LatticeSC External Switching Characteristics with ispLEVER 6.1 SP1 results.	