E. Lattice Semiconductor Corporation - <u>LFSC3GA15E-7F900C Datasheet</u>



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Product Status	Obsolete
Number of LABs/CLBs	3750
Number of Logic Elements/Cells	15000
Total RAM Bits	1054720
Number of I/O	300
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	900-BBGA
Supplier Device Package	900-FPBGA (31x31)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga15e-7f900c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DLLs and dynamic glitch free clock MUXs which are required in today's high end system designs. High-speed, high-bandwidth I/O make this family ideal for high-throughput systems.

The ispLEVER[®] design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeSC family of FPGA devices. Synthesis library support for LatticeSC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeSC device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE[™] modules for the LatticeSC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Innovative high-performance FPGA architecture, high-speed SERDES with PCS support, sysMEM embedded memory and high performance I/O are combined in the LatticeSC to provide excellent performance for today's leading edge systems designs. Table 1-3 details the performance of several common functions implemented within the LatticeSC.

Table1-3. Speed Performance for Typical Functions¹

Functions	Performance (MHz) ²
32-bit Address Decoder	539
64-bit Address Decoder	517
32:1 Multiplexer	779
64-bit Adder (ripple)	353
32x8 Distributed Single Port (SP) RAM	768
64-bit Counter (up or down counter, non-loadable)	369
True Dual-Port 1024x18 bits	372
FIFO Port A: x36 bits, B: x9 bits	375

1. For additional information, see Typical Building BLock Function Performance table in this data sheet.

2. Advance information (-7 speed grade).

- Two outputs per PLL
- Clock divider outputs
- Digital Clock Select (DCS) block outputs
- Three outputs per SERDES quad

Figure 2-5 shows the arrangement of the primary clock sources.

Figure 2-5. Clock Sources



Primary Clock Routing

The clock routing structure in LatticeSC devices consists of 12 Primary Clock lines per quadrant. The primary clocks are generated from 64:1 MUXs located in each quadrant. Three of the inputs to each 64:1 MUX comes from local routing, one is connected to GND and rest of the 60 inputs are from the primary clock sources. Figure 2-6 shows this clock routing.

Figure 2-7. Edge Clock Resources



Precision Clock Divider

Each set of edge clocks has four high-speed dividers associated with it. These are intended for generating a slower speed system clock from the high-speed edge clock. The block operates in a DIV2 or DIV4 mode and maintains a known phase relationship between the divided down clock and high-speed clock based on the release of its reset signal. The clock dividers can be fed from selected PIOs, PLLs and routing. The clock divider outputs serve as primary clock sources. This circuit also generates an edge local set/reset (ELSR) signal which is fed to the PIOs via the edge clock network and is used for the rest of the I/O gearing logic.





Dynamic Clock Select (DCS)

The DCS is a global clock buffer with smart multiplexer functions. It takes two independent input clock sources and outputs a clock signal without any glitches or runt pulses. This is achieved irrespective of where the select signal is

Lattice Semiconductor

There is a Digital Control (DCNTL) bus available from the DLL block. This Digital Control bus is available to the delay lines in the PIC blocks in the adjacent banks. The UDDCNTL signal allows the user to latch the current value on the digital control bus.

Figure 2-12 shows the DLL block diagram of the DLL inputs and outputs. The output of the phase frequency detector controls an arithmetic logic unit (ALU) to add or subtract one delay tap. The digital output of this ALU is used to control the delay value of the delay chain and this digital code is transmitted via the DCNTL bus.

The sysCLOCK DLL can be configured at power-up, then, if desired, reconfigured dynamically through the Serial Memory Interface bus which interfaces with the on-chip Microprocessor Interface (MPI) bus. In addition, users can drive the SMI interface from routing if desired.

The user can configure the DLL for many common functions such as clock injection match and single delay cell. Lattice provides primitives in its design for time reference delay (DDR memory) and clock injection delay removal.

Figure 2-12. DLL Diagram



PLL/DLL Cascading

The LatticeSC devices have been designed to allow certain combinations of PLL and DLL cascading. The allowable combinations are as follows:

- PLL to PLL
- PLL to DLL
- DLL to DLL
- DLL to PLL

DLLs are used to shift the clock in relation to the data for source synchronous inputs. PLLs are used for frequency synthesis and clock generation for source synchronous interfaces. Cascading PLL and DLL blocks allows applications to utilize the unique benefits of both DLL and PLLs.

When cascading the DLL to the PLL, the DLL can be used to drive the PLL to create fine phase shifts of an input clock signal. Figure 2-13 shows a shift of all outputs for CLKOP and CLKOS out in time.

Adaptive Input Logic (AIL) Overview

The Adaptive Input Logic (AIL) provides the ability of the input logic to dynamically find a solution by monitoring multiple samples of the input data. The input data signal from the input buffer is run through a delay chain. Data, transitions, jitter, noise are all contained inside of the delay chain. The AIL will then search the delay chain for a clean sampling point for data. Once found the AIL will monitor and walk with the data dynamically. This novel approach of using a delay chain to create multiple copies of the data provides a lower power solution than oversampling data with a higher speed clock. Figure 2-19 provides a high level view of the AIL methodology.





AIL Acquisition Window

The AIL slides the acquisition window through the delay chain searching for stable data based solely on data transitions. A specific training pattern is not required to perform this bit alignment, simply data transitions. The size of the acquisition window is user-selectable allowing the AIL to operate over the full range of the PURESPEED I/O range. Based on dynamic user control the AIL can either continuously adjust the window location based on data edge detection or it can be locked to a specific delay.

The AIL operates on single data and double data rate interfaces and is available on most FPGA input pins on the LatticeSC device and all buffer types. The AIL block is low power using only 0.003 mW/MHz typical (6 mW @ 2 Gbps) for PRBS 2⁷ data. Multiple AIL inputs can be used to create a bus with a FPGA circuit to realign the bus to a common clock cycle. The FPGA circuit to realign the bus is required and is provided by Lattice as a reference design.

For more information on the LatticeSC AIL please refer to TN1158 <u>LatticeSC PURESPEED I/O Adaptive Input</u> <u>Logic User's Guide</u>.

Input DDR/Shift Block

The DDR/Shift block contains registers and associated logic that support DDR and shift register functions using the high-speed clock and the associated transfer to the low-speed clock domain. It functions as a gearbox allowing high-speed incoming data to be passed into the FPGA fabric. Each PIO supports DDR and x2 shift functions. If desired PIOs A and B or C and D can be combined to form x4 shift functions. The PIOs A and C on the left, right and bottom of the device also contain an optional Adaptive Input Logic (AIL) element. This logic automatically aligns incoming data with the clock allowing for easy design of high-speed interfaces. Figure 2-21 shows a simplified block diagram of the shift register block. The shift block in conjunction with the update and clock divider blocks automatically handles the hand off between the low-speed and high-speed clock domains.

this allows for easy integration with the rest of the system. These capabilities make the LatticeSC ideal for many multiple power supply and hot-swap applications. The maximum current during hot socketing is 4mA. See Hot Socketing Specifications in Chapter 3 of this data sheet.

Power-Up Requirements

To prevent high power supply and input pin currents, each VCC, VCC12, VCCAUX, VCCIO and VCCJ power supplies must have a monotonic ramp up time of 75 ms or less to reach its minimum operating voltage. Apart from VCC and VCC12, which have an additional requirement, and VCCIO and VCCAUX, which also have an additional requirement, the VCC, VCC12, VCCAUX, VCCIO and VCCJ power supplies can ramp up in any order, with no restriction on the time between them. However, the ramp time for each must be 75 ms or less. Configuration of the device will not proceed until the last power supply has reached its minimum operating voltage.

Additional Requirement for VCC and VCC12:

VCC12 must always be higher than VCC. This condition must be maintained at ALL times, including during powerup and power-down. Note that for 1.2V only operation, it is advisable to source both of these supplies from the same power supply.

Additional Requirement for VCCIO and VCCAUX:

If any VCCIOs are 1.2/1.5/1.8V, then VCCAUX MUST be applied before them. If any VCCIO is 1.2/1.5/1.8V and is powered up before VCCAUX, then when VCCAUX is powered up, it may drag VCCIO up with it as it crosses through the VCCIO value. (Note: If the VCCIO supply is capable of sinking current, as well as the more usual sourcing capability, this behavior is eliminated. However, the amount of current that the supply needs to sink is unknown and is likely to be in the hundreds of milliamps range).

Power-Down Requirements

To prevent high power supply and input pin currents, power must be removed monotonically from either VCC or VCCAUX (and must reach the power-down trip point of 0.5V for VCC, 0.95V for VCCAUX) before power is removed monotonically from VCC12, any of the VCCIOs, or VCCJ. Note that VCC12 can be removed at the same time as VCC, but it cannot be removed earlier. In many applications, VCC and VCC12 will be sourced from the same power supply and so will be removed together. For systems where disturbance of the user pins is a don't care condition, the power supplies can be removed in any order as long as they power down monotonically within 200ms of each other.

Additionally, if any banks have VCCIO=3.3V nominal (potentially banks 1, 4, 5) then VCCIO for those banks must not be lower than VCCAUX during power-down. The normal variation in ramp-up times of power supplies and voltage regulators is not a concern here.

Note: The SERDES power supplies are NOT included in these requirements and have no specific sequencing requirements. However, when using the SERDES with VDDIB or VDDOB that is greater than 1.2V (1.5V nominal for example), the SERDES should not be left in a steady state condition with the 1.5V power applied and the 1.2V power not applied. Both the 1.2V and 1.5V power should be applied to the SERDES at nominally the same time. The normal variation in the ramp-up times of power supplies and voltage regulators is not a concern here.

SERDES Power Supply Sequencing Requirements

When using the SERDES with 1.5V VDDIB or VDDOB supplies, the SERDES should not be left in a steady state condition with the 1.5V power applied and the 1.2V power not applied. Both the 1.2V and the 1.5V power should be applied to the SERDES at nominally the same time. The normal variation in ramp-up times of power supples and voltage regulators is not a concern.

Additional Requirement for SERDES Power Supply

All VCC12 pins need to be connected on all devices independent of functionality used on the device. This analog supply is used by both the RX and TX portions of the SERDES and is used to control the core SERDES logic regardless of the SERDES being used in the design. VDDIB and VDDOB are used as supplies for the terminations on the CML input and output buffers. If a particular channel is not used, these can be UNCONNECTED (floating).

LatticeSC/M Internal Timing Parameters¹

Over Recommended Commercial (Inorating	Conditions a		1 21/ .	LL 5%
Over Recommended Commercial C	operating	Conditions a	al VCC = 1	I.ZV •	+/- 370

			-7		-6		-5				
Parameter	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units		
PFU Logic Mode Timing											
t _{LUT4_PFU}	CTOF_DEL	LUT4 delay (A to D inputs to F output)	—	0.045	—	0.050	—	0.054	ns		
t _{LUT5_PFU}	MTOOFX_DEL	LUT5 delay (inputs to output)	—	0.152	—	0.172	—	0.192	ns		
t _{LSR_PFU}	LSR_DEL	Set/Reset to output (asynchronous)		0.378		0.426	—	0.474	ns		
t _{SUM_PFU}	M_SET	Clock to Mux (M0,M1) input setup time	0.113	_	0.131	_	0.148	_	ns		
t _{HM_PFU}	M_HLD	Clock to Mux (M0,M1) input hold time	-0.041	—	-0.046		-0.052	—	ns		
t _{SUD_PFU}	DIN_SET	Clock to D input setup time	0.072	—	0.083		0.094		ns		
t _{HD_PFU}	DIN_HLD	Clock to D input hold time	-0.028	—	-0.032		-0.035	—	ns		
t _{CK2Q_PFU}	REG_DEL	Clock to Q delay, D-type register configuration	_	0.224	_	0.252	_	0.279	ns		
t _{LE2Q_PFU}	LTCH_DEL	Clock to Q delay latch configuration	—	0.294	—	0.331	—	0.367	ns		
t _{LD2Q_PFU}	TLTCH_DEL	D to Q throughput delay when latch is enabled	_	0.300	_	0.338	_	0.376	ns		
PFU Memory	Mode Timing	•									
t _{CORAM_PFU}	CLKTOF_DEL	Clock to Output		0.575		0.649	—	0.724	ns		
t _{SUDATA_PFU}	DIN_SET	Data Setup Time	-0.024	—	-0.026		-0.027	—	ns		
t _{HDATA_PFU}	DIN_HLD	Data Hold Time	0.075	—	0.084		0.094	—	ns		
t _{SUADDR_PFU}	WAD_SET	Address Setup Time	-0.176	—	-0.196		-0.215	—	ns		
t _{HADDR_PFU}	WAD_HLD	Address Hold Time	0.110	—	0.124		0.138	—	ns		
t _{SUWREN_PFU}	WE_SET	Write/Read Enable Setup Time	0.014	—	0.019		0.024	—	ns		
t _{HWREN_PFU}	WE_HLD	Write/Read Enable Hold Time	0.078	—	0.086		0.094	—	ns		
PIC Timing	•										
PIO Input/Ou	tput Buffer Timi	ng									
t _{IN_PIO}	IN_DEL	Input Buffer Delay(LVCMOS25)		0.578		0.661	—	0.744	ns		
t _{OUT_PIO}	DOPADI_DEL	Output Buffer Delay(LVCMOS25)		2.712		3.027	—	3.395	ns		
t _{SUI_PIO}	DIN_SET	Input Register Setup Time (Data Before Clock)	0.277	_	0.312	_	0.348	_	ns		
t _{HI_PIO}	DIN_HLD	Input Register Hold Time (Data after Clock)	-0.267	_	-0.306	_	-0.345	_	ns		
t _{COO_PIO}	CK_DEL	Output Register Clock to Output Delay	_	0.513	_	0.571	_	0.639	ns		
t _{SUCE_PIO}	CE_SET	Input Register Clock Enable Setup Time	_	0.000	_	0.000	_	0.000	ns		
t _{HCE_PIO}	CE_HLD	Input Register Clock Enable Hold Time	_	0.129	_	0.145	_	0.161	ns		
t _{SULSR_PIO}	LSR_SET	Set/Reset Setup Time	0.057	—	0.060		0.063	—	ns		
t _{HLSR_PIO}	LSR_HLD	Set/Reset Hold Time	-0.151	—	-0.159		-0.169	—	ns		
t _{LE2Q_PIO}	CK_DEL	Input Register Clock to Q delay latch configuration	_	0.335	_	0.372	_	0.410	ns		
t _{LD2Q_PIO}	DIN_DEL	Input Register D to Q throughput delay when latch is enabled	_	0.578	_	0.647	_	0.717	ns		

Signal Descriptions (Cont.)

Signal Name	I/O	Description
		In parallel configuration modes, D[7:0] receives configuration data, and each pin is pull-up enabled. For slave serial mode, D0 is the data input.
D[n:0]	I/O	D[7:3] is the output internal status for peripheral mode when RDN is low.
		D[7:0] is also the first byte of MPI data pins.
		In MPI configuration mode, MPI selectable data bus width from 8 and 16-bit. Driven by a bus master in a write transaction. Driven by MPI in a read transaction.
DP[m:0]	I/O	MPI selectable parity data bus width from 1, 2, and 3-bit DP[0] for D[7:0], DP[1] for D[15:8], and DP[2] for D[23:16].
		During configuration in peripheral mode, high on BUSYN indicates another byte can be written to the FPGA. If a read operation is done when the device is selected, the same status is also available on D[7] in asynchronous peripheral mode.
BUSYN/RCLK/SCK	0	During configuration in slave parallel mode, low on BUSYN inhibits the external host from sending new data. The output is used by slave parallel and master serial modes only for decompression.
		During configuration in master parallel and master byte modes, RCLK is a read clock output signal to an external memory. The RCLK fre- quency is the same as CCLK when used with uncompressed bit- streams. RCLK will be 1/8 the frequency of CCLK when the bitstream is compressed.
		During configuration in SPI modes, SCK is generated by the device and connected to the CLK input of the FLASH memory.
MPI Interface (Dedicated pin)		
MPI_IRQ_N	0	MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI configuration error. It can be connected to one of MPC860 IRQ pins.
MPI Interface (User I/O if MPI is not used.)	
MPI_CS0N MPI_CS1	I	MPI chip select pins, active low on MPI_CS0N while active high on MPI_CS1. Both have to be active during the whole transfer data phase. During transfer address phase, both can be inactive so that the decoding for them from address can be slow. If they are active during address phase, one cycle can be saved for sync read.
MPI_CLK	I	This is the PowerPC bus clock. It can be a source of the clock for embedded system bus. If MPI_CLK is used as system bus clock, MPI will be set into sync mode by default. All of the operation on PowerPC side of MPI are synchronized to the rising edge of this clock.
MPI_TSIZ[1:0]	I	Driven by a bus master to indicate the data transfer size for the trans- action. 01 for byte, 10 for half-word, and 00 for word.
MPI_WR_N	I	Driven high indicates that a read access is in progress. Driven low indicates that a write access is in process.
MPI_BURST	I	Driven active low indicates that a burst transfer is in progress. Driven high indicates that the current transfer is not a burst.
MPI_BDIP	I	Active low "Burst Data in Process" is driven by a PowerPC processor. Asserted indicates that the second beat in front of the current one is requested by the master. Negated before the burst transfer ends to abort the burst data phase.

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1, 2} (Cont.)

	LFSC/M15				LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
AH20	NC	-		PB51D	4			
AK27	NC	-		NC	-			
AJ24	NC	-		NC	-			
AF17	NC	-		PB42C	4			
AH27	NC	-		PB61B	4			
AD23	NC	-		PB57A	4			
AE23	NC	-		PB57B	4			
AH24	NC	-		PB59A	4			
AH25	NC	-		PB59B	4			
AH26	NC	-		PB61A	4			
AF24	NC	-		PB63A	4			
AG24	NC	-		PB63B	4			
AG25	NC	-		PB64A	4			
AF25	NC	-		PB64B	4			
AG26	NC	-		PB65A	4			
AF27	NC	-		PB65B	4			
AD28	NC	-		PR56B	3			
AC27	NC	-		PR56A	3			
AE29	NC	-		PR53B	3			
AD29	NC	-		PR53A	3			
AB30	NC	-		NC	-			
AA28	NC	-		NC	-			
Y27	NC	-		PR47C	3			
W27	NC	-		PR47D	3			
V30	NC	-		PR47A	3			
W30	NC	-		PR47B	3			
W26	NC	-		PR43D	3			
V26	NC	-		PR43C	3			
U25	NC	-		PR42C	3			
T27	NC	-		PR40B	3			
R27	NC	-		PR40A	3			
V27	NC	-		PR39B	3			
U27	NC	-		PR39A	3			
U29	NC	-		PR36B	3			
T29	NC	-		PR36A	3			
T24	NC	-		PR35C	3			
Y25	NC	-		PR48C	3			
P24	NC	-		NC	-			
K28	NC	-		NC	-			
P23	NC	-		NC	-			
L28	NC	-		NC	-			
M27	NC	-		PR21B	2			
L27	NC	-		PR21A	2			
H27	NC	-		PR20B	2			
G27	NC	-		PR20A	2			

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1, 2} (Cont.)

			LFSC/M15	LFSC/M25		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
Y9	VCCIO6	-		VCCIO6	-	
J7	VCCIO7	-		VCCIO7	-	
J8	VCCIO7	-		VCCIO7	-	
K7	VCCIO7	-		VCCIO7	-	
K8	VCCIO7	-		VCCI07	-	
L8	VCCI07	-		VCCI07	-	
L9	VCCI07	-		VCCI07	-	
M9	VCCIO7	-		VCCI07	-	
N9	VCCI07	-		VCCI07	-	
P9	VCCI07	-		VCCI07	-	
R9	VCCI07	-		VCCI07	-	
A1	GND	-		GND	-	
A30	GND	-		GND	-	
AA15	GND	-		GND	-	
AA16	GND	-		GND	-	
AK1	GND	-		GND	-	
AK30	GND	-		GND	-	
K15	GND	-		GND	-	
K16	GND	-		GND	-	
L11	GND	-		GND	-	
L12	GND	-		GND	-	
L13	GND	-		GND	-	
L14	GND	-		GND	-	
L15	GND	-		GND	-	
L16	GND	-		GND	-	
L17	GND	-		GND	-	
L18	GND	-		GND	-	
L19	GND	-		GND	-	
L20	GND	-		GND	-	
M11	GND	-		GND	-	
M12	GND	-		GND	-	
M13	GND	-		GND	-	
M14	GND	-		GND	-	
M15	GND	-		GND	-	
M16	GND	-		GND	-	
M17	GND	-		GND	-	
M18	GND	-		GND	-	
M19	GND	-		GND	-	
M20	GND	-		GND	-	
N11	GND	-		GND	-	
N12	GND	-		GND	-	
N13	GND	-		GND	-	
N14	GND	-		GND	-	
N15	GND	-		GND	-	
N16	GND	-		GND	-	

		LF:	SC/M25	LFSC/M40			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
P32	PL30A	6		PL39A	6		
P31	PL30B	6		PL39B	6		
R28	PL30C	6	PCLKT6_3	PL39C	6	PCLKT6_3	
T28	PL30D	6	PCLKC6_3	PL39D	6	PCLKC6_3	
R30	PL31A	6		PL40A	6		
R29	PL31B	6		PL40B	6		
T25	PL31C	6	PCLKT6_2	PL40C	6	PCLKT6_2	
T26	PL31D	6	PCLKC6_2	PL40D	6	PCLKC6_2	
R31	PL34A	6		PL43A	6		
R32	PL34B	6		PL43B	6		
U23	PL34C	6	VREF1_6	PL43C	6	VREF1_6	
U24	PL34D	6		PL43D	6		
T31	PL35A	6		PL44A	6		
T32	PL35B	6		PL44B	6		
T27	PL35C	6		PL44C	6		
U28	PL35D	6		PL44D	6		
U32	PL36A	6		PL45A	6		
U31	PL36B	6		PL45B	6		
U26	PL36C	6		PL45C	6		
U25	PL36D	6		PL45D	6		
V32	PL38A	6		PL47A	6		
V31	PL38B	6		PL47B	6		
V24	PL38C	6		PL47C	6		
V23	PL38D	6		PL47D	6		
V29	PL39A	6		PL48A	6		
V30	PL39B	6		PL48B	6		
U27	PL39C	6		PL48C	6		
V28	PL39D	6		PL48D	6		
W30	PL40A	6		PL49A	6		
W29	PL40B	6		PL49B	6		
V25	PL40C	6		PL49C	6		
W26	PL40D	6		PL49D	6		
W31	PL42A	6		PL51A	6		
Y31	PL42B	6		PL51B	6		
W27	PL42C	6		PL51C	6		
Y27	PL42D	6	DIFFR_6	PL51D	6	DIFFR_6	
W28	PL43A	6		PL52A	6		
Y28	PL43B	6		PL52B	6		
Y26	PL43C	6		PL52C	6		
W25	PL43D	6		PL52D	6		
W32	PL44A	6		PL53A	6		
Y32	PL44B	6		PL53B	6		
AB28	PL44C	6		PL53C	6		
AA28	PL44D	6		PL53D	6		
AB32	PL47A	6		PL60A	6		
AA32	PL47B	6		PL60B	6		
AB27	PL47C	6		PL60C	6		
AC27	PL47D	6		PL60D	6		
AD31	PL48A	6		PL61A	6		
AC31	PL48B	6		PL61B	6		

		SC/M25	LFSC/M40			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
Y24	PL48C	6		PL61C	6	
Y23	PL48D	6		PL61D	6	
AD29	PL49A	6		PL62A	6	
AD30	PL49B	6		PL62B	6	
AF28	PL49C	6		PL62C	6	
AE28	PL49D	6		PL62D	6	
AC28	PL51A	6		PL65A	6	
AD28	PL51B	6		PL65B	6	
AB26	PL51C	6		PL65C	6	
AC26	PL51D	6	VREF2_6	PL65D	6	VREF2_6
AC32	PL52A	6		PL66A	6	
AD32	PL52B	6		PL66B	6	
AA24	PL52C	6		PL66C	6	
AA23	PL52D	6		PL66D	6	
AE30	PL53A	6		PL67A	6	
AE29	PL53B	6		PL67B	6	
AC25	PL53C	6		PL67C	6	
AB25	PL53D	6		PL67D	6	
AE31	PL55A	6		PL69A	6	
AE32	PL55B	6		PL69B	6	
AE26	PL55C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F	PL69C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F
AE27	PL55D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F	PL69D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F
AF32	PL56A	6		PL70A	6	
AF31	PL56B	6		PL70B	6	
AC24	PL56C	6		PL70C	6	
AD25	PL56D	6		PL70D	6	
AG32	PL57A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E	PL71A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E
AG31	PL57B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E	PL71B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E
AC23	PL57C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A	PL71C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A
AD24	PL57D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A	PL71D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A
AH32	XRES	-		XRES	-	
AH31	TEMP	6		TEMP	6	
AJ32	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B
AK32	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B
AF27	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D
AG28	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D
AK31	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C
AL31	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C
AE25	PB4C	5		PB4C	5	
AE24	PB4D	5		PB4D	5	
AK30	PB5A	5		PB5A	5	
AL30	PB5B	5		PB5B	5	
AD23	PB5C	5		PB5C	5	
AE23	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AK29	PB7A	5		PB7A	5	
AL29	PB7B	5		PB7B	5	
AF26	PB7C	5		PB7C	5	
AF25	PB7D	5		PB7D	5	
AJ28	PB8A	5		PB8A	5	
AK28	PB8B	5		PB8B	5	
·	1	1	1		1	

		LFSC/M40	LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
V25	PL44C	6		PL56C	6	
W25	PL44D	6		PL56D	6	
U34	PL45A	6		PL57A	6	
V34	PL45B	6		PL57B	6	
V26	PL45C	6		PL57C	6	
W26	PL45D	6		PL57D	6	
V33	PL47A	6		PL60A	6	
W33	PL47B	6		PL60B	6	
V24	PL47C	6		PL60C	6	
W24	PL47D	6		PL60D	6	
W31	PL48A	6		PL63A	6	
Y31	PL48B	6		PL63B	6	
Y29	PL48C	6		PL63C	6	
AA29	PL48D	6		PL63D	6	
Y33	PL49A	6		PL65A	6	
AA33	PL49B	6		PL65B	6	
Y28	PL49C	6		PL65C	6	
AA28	PL49D	6		PL65D	6	
AB32	PL51A	6		PL76A	6	
AC32	PL51B	6		PL76B	6	
AA26	PL51C	6		PL76C	6	
AA27	PL51D	6	DIFFR_6	PL76D	6	DIFFR_6
AB31	PL52A	6		PL77A	6	
AC31	PL52B	6		PL77B	6	
Y24	PL52C	6		PL77C	6	
AA24	PL52D	6		PL77D	6	
AE34	PL53A	6		PL78A	6	
AF34	PL53B	6		PL78B	6	
AB30	PL53C	6		PL78C	6	
AC30	PL53D	6		PL78D	6	
AD33	PL56A	6		PL80A	6	
AE33	PL56B	6		PL80B	6	
AD30	PL56C	6		PL80C	6	
AE30	PL56D	6		PL80D	6	
AE32	PL57A	6		PL81A	6	
AF32	PL57B	6		PL81B	6	
AA25	PL57C	6		PL81C	6	
AB25	PL57D	6		PL81D	6	
AJ34	PL58A	6		PL82A	6	
AK34	PL58B	6		PL82B	6	
AB27	PL58C	6		PL82C	6	
AC27	PL58D	6		PL82D	6	
AF33	PL60A	6		PL84A	6	
AG33	PL60B	6		PL84B	6	
AC29	PL60C	6		PL84C	6	

			LFSC/M40			LFSC/M80
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AH27	PB5C	5		PB5C	5	
AH26	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AN32	PB7A	5		PB7A	5	
AP32	PB7B	5		PB7B	5	
AF25	PB7C	5		PB7C	5	
AE25	PB7D	5		PB7D	5	
AN31	PB8A	5		PB9A	5	
AN30	PB8B	5		PB9B	5	
AK29	PB8C	5		PB9C	5	
AK28	PB8D	5		PB9D	5	
AP31	PB9A	5		PB11A	5	
AP30	PB9B	5		PB11B	5	
AD24	PB9C	5		PB11C	5	
AE24	PB9D	5		PB11D	5	
AM29	PB11A	5		PB13A	5	
AM28	PB11B	5		PB13B	5	
AJ27	PB11C	5		PB13C	5	
AJ26	PB11D	5		PB13D	5	
AP29	PB13A	5		PB15A	5	
AP28	PB13B	5		PB15B	5	
AK27	PB13C	5		PB15C	5	
AK26	PB13D	5		PB15D	5	
AN29	PB15A	5		PB17A	5	
AN28	PB15B	5		PB17B	5	
AG25	PB15C	5		PB17C	5	
AG24	PB15D	5		PB17D	5	
AL26	PB17A	5		PB19A	5	
AL25	PB17B	5		PB19B	5	
AG23	PB17C	5		PB19C	5	
AG22	PB17D	5		PB19D	5	
AN27	PB19A	5		PB21A	5	
AN26	PB19B	5		PB21B	5	
AF24	PB19C	5		PB21C	5	
AF23	PB19D	5		PB21D	5	
AP27	PB22A	5		PB24A	5	
AP26	PB22B	5		PB24B	5	
AK25	PB22C	5		PB24C	5	
AK24	PB22D	5		PB24D	5	
AN25	PB25A	5		PB27A	5	
AN24	PB25B	5		PB27B	5	
AE22	PB25C	5		PB27C	5	
AE21	PB25D	5		PB27D	5	
AM26	PB26A	5		PB29A	5	
AM25	PB26B	5		PB29B	5	
AF22	PB26C	5		PB29C	5	

		LFSC/M40	LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AD8	PR65C	3		PR89C	3	
AJ3	PR65B	3		PR89B	3	
AH3	PR65A	3		PR89A	3	
AD7	PR62D	3		PR86D	3	
AC7	PR62C	3		PR86C	3	
AJ2	PR62B	3		PR86B	3	
AH2	PR62A	3		PR86A	3	
AF6	PR61D	3		PR85D	3	
AF5	PR61C	3		PR85C	3	
AF4	PR61B	3		PR85B	3	
AE4	PR61A	3		PR85A	3	
AD6	PR60D	3		PR84D	3	
AC6	PR60C	3		PR84C	3	
AG2	PR60B	3		PR84B	3	
AF2	PR60A	3		PR84A	3	
AC8	PR58D	3		PR82D	3	
AB8	PR58C	3		PR82C	3	
AK1	PR58B	3		PR82B	3	
AJ1	PR58A	3		PR82A	3	
AB10	PR57D	3		PR81D	3	
AA10	PR57C	3		PR81C	3	
AF3	PR57B	3		PR81B	3	
AE3	PR57A	3		PR81A	3	
AE5	PR56D	3		PR80D	3	
AD5	PR56C	3		PR80C	3	
AE2	PR56B	3		PR80B	3	
AD2	PR56A	3		PR80A	3	
AC5	PR53D	3		PR78D	3	
AB5	PR53C	3		PR78C	3	
AF1	PR53B	3		PR78B	3	
AE1	PR53A	3		PR78A	3	
AA11	PR52D	3		PR77D	3	
Y11	PR52C	3		PR77C	3	
AC4	PR52B	3		PR77B	3	
AB4	PR52A	3		PR77A	3	
AA8	PR51D	3	DIFFR_3	PR76D	3	DIFFR_3
AA9	PR51C	3		PR76C	3	
AC3	PR51B	3		PR76B	3	
AB3	PR51A	3		PR76A	3	
AA7	PR49D	3		PR65D	3	
Y7	PR49C	3		PR65C	3	
AA2	PR49B	3		PR65B	3	
Y2	PR49A	3		PR65A	3	
AA6	PR48D	3		PR63D	3	
Y6	PR48C	3		PR63C	3	

	LFSC/M40		LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
D7	B_VDDIB0_R	-		B_VDDIB0_R	-	
E10	B_HDINP0_R	-	PCS 3E1 CH 0 IN P	B_HDINP0_R	-	PCS 3E1 CH 0 IN P
F10	B_HDINN0_R	-	PCS 3E1 CH 0 IN N	B_HDINN0_R	-	PCS 3E1 CH 0 IN N
K10	VCC12	-		VCC12	-	
A11	B_HDOUTP0_R	-	PCS 3E1 CH 0 OUT P	B_HDOUTP0_R	-	PCS 3E1 CH 0 OUT P
D10	B_VDDOB0_R	-		B_VDDOB0_R	-	
B11	B_HDOUTN0_R	-	PCS 3E1 CH 0 OUT N	B_HDOUTN0_R	-	PCS 3E1 CH 0 OUT N
D11	B_VDDOB1_R	-		B_VDDOB1_R	-	
B12	B_HDOUTN1_R	-	PCS 3E1 CH 1 OUT N	B_HDOUTN1_R	-	PCS 3E1 CH 1 OUT N
L10	VCC12	-		VCC12	-	
A12	B_HDOUTP1_R	-	PCS 3E1 CH 1 OUT P	B_HDOUTP1_R	-	PCS 3E1 CH 1 OUT P
F11	B_HDINN1_R	-	PCS 3E1 CH 1 IN N	B_HDINN1_R	-	PCS 3E1 CH 1 IN N
E11	B_HDINP1_R	-	PCS 3E1 CH 1 IN P	B_HDINP1_R	-	PCS 3E1 CH 1 IN P
G11	VCC12	-		VCC12	-	
D8	B_VDDIB1_R	-		B_VDDIB1_R	-	
G12	VCC12	-		VCC12	-	
D9	B_VDDIB2_R	-		B_VDDIB2_R	-	
E12	B_HDINP2_R	-	PCS 3E1 CH 2 IN P	B_HDINP2_R	-	PCS 3E1 CH 2 IN P
F12	B_HDINN2_R	-	PCS 3E1 CH 2 IN N	B_HDINN2_R	-	PCS 3E1 CH 2 IN N
K11	VCC12	-		VCC12	-	
A13	B_HDOUTP2_R	-	PCS 3E1 CH 2 OUT P	B_HDOUTP2_R	-	PCS 3E1 CH 2 OUT P
D12	B_VDDOB2_R	-		B_VDDOB2_R	-	
B13	B_HDOUTN2_R	-	PCS 3E1 CH 2 OUT N	B_HDOUTN2_R	-	PCS 3E1 CH 2 OUT N
D13	B_VDDOB3_R	-		B_VDDOB3_R	-	
B14	B_HDOUTN3_R	-	PCS 3E1 CH 3 OUT N	B_HDOUTN3_R	-	PCS 3E1 CH 3 OUT N
L11	VCC12	-		VCC12	-	
A14	B_HDOUTP3_R	-	PCS 3E1 CH 3 OUT P	B_HDOUTP3_R	-	PCS 3E1 CH 3 OUT P
F13	B_HDINN3_R	-	PCS 3E1 CH 3 IN N	B_HDINN3_R	-	PCS 3E1 CH 3 IN N
E13	B_HDINP3_R	-	PCS 3E1 CH 3 IN P	B_HDINP3_R	-	PCS 3E1 CH 3 IN P
G13	VCC12	-		VCC12	-	
E9	B_VDDIB3_R	-		B_VDDIB3_R	-	
L13	VCC12	-		VCC12	-	
J11	B_REFCLKN_R	-		B_REFCLKN_R	-	
H11	B_REFCLKP_R	-		B_REFCLKP_R	-	
M15	PT61D	1	HDC/SI	PT77D	1	HDC/SI
M16	PT61C	1	LDCN/SCS	PT77C	1	LDCN/SCS
F14	PT59B	1	D8/MPI_DATA8	PT77B	1	D8/MPI_DATA8
G14	PT59A	1	CS1/MPI_CS1	PT77A	1	CS1/MPI_CS1
L15	PT58D	1	D9/MPI_DATA9	PT75D	1	D9/MPI_DATA9
L14	PT58C	1	D10/MPI_DATA10	PT75C	1	D10/MPI_DATA10
D14	PT57B	1	CS0N/MPI_CS0N	PT75B	1	CS0N/MPI_CS0N
E14	PT57A	1	RDN/MPI_STRB_N	PT75A	1	RDN/MPI_STRB_N
L16	PT55D	1	WRN/MPI_WR_N	PT74D	1	WRN/MPI_WR_N
K16	PT55C	1	D7/MPI_DATA7	PT74C	1	D7/MPI_DATA7
G15	PT55B	1	D6/MPI_DATA6	PT74B	1	D6/MPI_DATA6

	LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	
AP20	PB61B	5		
AH21	PB61C	5		
AH20	PB61D	5		
AM20	PB63A	5		
AM19	PB63B	5		
AJ21	PB63C	5		
AJ20	PB63D	5		
AK19	PB66A	5		
AK18	PB66B	5		
AE18	PB66C	5		
AD18	PB66D	5		
AN19	PB69A	5		
AN18	PB69B	5		
AG18	PB69C	5		
AF18	PB69D	5		
AP19	PB71A	5		
AP18	PB71B	5		
AJ18	PB71C	5		
AH18	PB71D	5		
AP17	PB73A	4		
AP16	PB73B	4		
AJ17	PB73C	4		
AH17	PB73D	4		
AN17	PB75A	4		
AN16	PB75B	4		
AE17	PB75C	4		
AD17	PB75D	4		
AK17	PB78A	4		
AK16	PB78B	4		
AG17	PB78C	4		
AF17	PB78D	4		
AM16	PB81A	4		
AM15	PB81B	4		
AJ15	PB81C	4		
AJ14	PB81D	4		
AL16	PB83A	4		
AL15	PB83B	4		
AG16	PB83C	4		
AF16	PB83D	4		
AP15	PB86A	4		
AP14	PB86B	4		
AH15	PB86C	4		
AH14	PB86D	4		

	LFSC/M115				
Ball Number	Ball Function	VCCIO Bank	Dual Function		
L21	PT55D	1	A16/MPI_ADDR30		
L20	PT55C	1	D13/MPI_DATA13		
D20	PT55B	1	A15/MPI_ADDR29		
E20	PT55A	1	A17/MPI_ADDR31		
L19	PT54D	1	A19/MPI_TSIZ1		
K19	PT54C	1	A20/MPI_BDIP		
D21	PT54B	1	A18/MPI_TSIZ0		
E21	PT54A	1	MPI_TEA		
M20	PT51D	1	D14/MPI_DATA14		
M19	PT51C	1	DP1/MPI_PAR1		
F21	PT51B	1	A21/MPI_BURST		
G21	PT51A	1	D15/MPI_DATA15		
H24	B_REFCLKP_L	-			
J24	B_REFCLKN_L	-			
L22	VCC12	-			
E26	B_VDDIB3_L	-			
G22	VCC12	-			
E22	B_HDINP3_L	-	PCS 361 CH 3 IN P		
F22	B_HDINN3_L	-	PCS 361 CH 3 IN N		
A21	B_HDOUTP3_L	-	PCS 361 CH 3 OUT P		
L24	VCC12	-			
B21	B_HDOUTN3_L	-	PCS 361 CH 3 OUT N		
D22	B_VDDOB3_L	-			
B22	B_HDOUTN2_L	-	PCS 361 CH 2 OUT N		
D23	B_VDDOB2_L	-			
A22	B_HDOUTP2_L	-	PCS 361 CH 2 OUT P		
K24	VCC12	-			
F23	B_HDINN2_L	-	PCS 361 CH 2 IN N		
E23	B_HDINP2_L	-	PCS 361 CH 2 IN P		
D26	B_VDDIB2_L	-			
G23	VCC12	-			
D27	B_VDDIB1_L	-			
G24	VCC12	-			
E24	B_HDINP1_L	-	PCS 361 CH 1 IN P		
F24	B_HDINN1_L	-	PCS 361 CH 1 IN N		
A23	B_HDOUTP1_L	-	PCS 361 CH 1 OUT P		
L25	VCC12	-			
B23	B_HDOUTN1_L	-	PCS 361 CH 1 OUT N		
D24	B_VDDOB1_L	-			
B24	B_HDOUTN0_L	-	PCS 361 CH 0 OUT N		
D25	B_VDDOB0_L	-			
A24	B_HDOUTP0_L	-	PCS 361 CH 0 OUT P		
K25	VCC12	-			

Ball Function VCCIO Bank Dual Function H34 PL40B 7 M32 PL53A 7 N32 PL53B 7 R28 PL53D 7 J34 PL55A 7 K34 PL55C 7 R30 PL55C 7 R30 PL55C 7 R30 PL55C 7 R30 PL55C 7 W34 PL73A 6 Y32 PL75B 6 Y32 PL75B 6 AA34 PL78B 6 AC34 PL3B 6 AC34 PL3B 6 AC34 PL3B 6 AA30 PL82A 6 AA33 PL83A 6 AC33 PL83A 6 AC33 PL83A 3 AA5 PR82A 3 AA5 PR82A 3 AA5 PR		LFSC/M115				
H34 PL40B 7 M32 PL53B 7 N32 PL53B 7 P28 PL53C 7 R28 PL53D 7 J34 PL55A 7 R30 PL55D 7 R30 PL55D 7 R30 PL55D 7 W34 PL73A 6 Y34 PL75A 6 Y32 PL75A 6 AA34 PL78B 6 AA34 PL82A 6 AA34 PL82A 6 AA33 PL82B 6 AA30 PL82A 6 AA30 PL82B 3 AC21 PR83B 3 AA5 PR62B 3 Y5 PR82A 3	Ball Number	Ball Function	VCCIO Bank	Dual Function		
M32 PL53A 7 N32 PL53B 7 P28 PL53C 7 R28 PL53D 7 J34 PL55A 7 R30 PL55C 7 R30 PL55D 7 R30 PL55D 7 W34 PL73A 6 Y32 PL75A 6 Y32 PL75B 6 AA34 PL78A 6 AC34 PL78A 6 AC34 PL7B 6 AC34 PL81A 6 AC34 PL83A 6 AC34 PL83A 6 AC34 PL82A 6 AA30 PL82A 6 AA30 PL82B 3 AB2 PR83B 3 AB2 PR83A 3 AB2 PR83A 3 AB1 PR75B 3 Y5 PR82A 3 <td>H34</td> <td>PL40B</td> <td>7</td> <td></td>	H34	PL40B	7			
N22 PL58 7 P28 PL53C 7 R28 PL53D 7 J34 PL55A 7 K34 PL55C 7 R30 PL55C 7 W34 PL73A 6 V32 PL75A 6 V32 PL75A 6 AA34 PL78A 6 AA34 PL78A 6 AA34 PL78B 6 AA34 PL78A 6 AB34 PL78B 6 AA34 PL8B 6 AA33 PL8A 6 AA34 PL8B 6 AA30 PL8B 6 AA30 PL8B 6 AA30 PL8B 6 AA22 PR3B 3 AA5 PR82B 3 AA5 PR82B 3 AA5 PR82A 3 AA1 PA78A 3	M32	PL53A	7			
P28 PL53C 7 R28 PL53D 7 J34 PL55A 7 K34 PL55B 7 P30 PL55C 7 R30 PL55D 7 W34 PL73A 6 Y34 PL73B 6 W32 PL75B 6 AA34 PL78A 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL8B 6 AA30 PL82A 6 AA33 PL8B 6 AA30 PL82B 6 AA33 PL83A 6 AC2 PR8B 3 AA5 PR82B 3 AA5 PR82B 3 AA1 PR78A 3 AA1 PR78A 3 Y3 PR75B 3 <td>N32</td> <td>PL53B</td> <td>7</td> <td></td>	N32	PL53B	7			
R28 PL53D 7 J34 PL55A 7 K34 PL55B 7 P30 PL55C 7 R30 PL55D 7 W34 PL73A 6 Y34 PL73B 6 W32 PL75A 6 Y34 PL78B 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL8B 6 AC34 PL8B 6 AA30 PL82A 6 AA30 PL82B 6 AA30 PL82B 6 AA31 PL83B 6 AC2 PR83B 3 AA5 PR82A 3 AA5 PR82A 3 AA5 PR82A 3 AC1 PR81A 3 AC1 PR81A 3 AC1 PR81A 3 Y3 PR75B 3	P28	PL53C	7			
J34 PL55A 7 K34 PL55B 7 P30 PL55C 7 R30 PL55D 7 W34 PL73A 6 Y34 PL73A 6 W32 PL75A 6 Y32 PL75A 6 Y32 PL75B 6 AA34 PL78A 6 AA34 PL78B 6 AA34 PL8A 6 AC34 PL8B 6 AC34 PL8A 6 AA33 PL82A 6 AA33 PL82B 6 AA33 PL82B 6 AA33 PL82B 6 AA33 PL82B 3 AC2 PR83B 3 A5 PR82B 3 A5 PR82B 3 A5 PR82A 3 A5 PR82A 3 A5 PR82A 3 A5 PR82A 3 A61 PR75B <t< td=""><td>R28</td><td>PL53D</td><td>7</td><td></td></t<>	R28	PL53D	7			
K34 PL55B 7 P30 PL55C 7 R30 PL55D 7 W34 PL73A 6 Y34 PL73B 6 W32 PL75B 6 AA34 PL78B 6 AA34 PL8A 6 AA34 PL8B 6 AA33 PL8A 6 AA30 PL82B 6 AA33 PL83A 6 AC2 PR83B 3 AA5 PR82B 3 AA5 PR82B 3 Y5 PR82A 3 AA1 PR78B 3 AA1 PR78A 3 Y3 PR75A 3 W3 PR75A 3 W1 PR75A 3	J34	PL55A	7			
P30 PL55C 7 R30 PL55D 7 W34 PL73A 6 Y34 PL73B 6 W32 PL75A 6 Y32 PL75A 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL8B 6 AA34 PL8B 6 AA33 PL82A 6 AA30 PL82B 6 AA33 PL82B 6 AA30 PL82B 6 AA31 PL82B 6 AA32 PL82B 3 AC2 PR83B 3 AA5 PR82B 3 AA5 PR82B 3 AA1 PR82A 3 AA1 PR78B 3 W3 PR75A 3 W3 PR75A 3 </td <td>K34</td> <td>PL55B</td> <td>7</td> <td></td>	K34	PL55B	7			
R30 PL55D 7 W34 PL73A 6 Y34 PL73B 6 W32 PL75A 6 Y32 PL75B 6 AA34 PL7BB 6 AA34 PL8A 6 AA34 PL84 6 AA33 PL82A 6 AA33 PL82B 6 AA33 PL82B 6 AC2 PR83A 3 AB2 PR82B 3 Y5 PR82A 3 AA1 PR7B 3 AA1 PR7B 3 Y3 PR75B 3 W3 PR75A 3 W3 PR75A 3 W3 PR75A 3	P30	PL55C	7			
W34 PL73A 6 Y34 PL73B 6 W32 PL75A 6 Y32 PL75B 6 AA34 PL78A 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL78B 6 AA34 PL8A 6 AA34 PL8B 6 AA34 PL8B 6 AA30 PL82B 6 AA30 PL82B 6 AA30 PL82B 6 AA30 PL82B 6 AC2 PR83B 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR1B 3 AC1 PR78B 3 AA1 PR78B 3 W3 PR75B 3 W3 PR75A 3 W1 PR73B 3 W1 PR73B 2	R30	PL55D	7			
Y34 PL73B 6 W32 PL75A 6 Y32 PL75B 6 Y32 PL78A 6 AA34 PL78A 6 AB34 PL78B 6 AB34 PL78B 6 AA34 PL8B 6 AD34 PL81B 6 AA30 PL82A 6 AA30 PL82A 6 AA31 PL82A 6 AA32 PL82A 6 AA33 PL82B 6 AA33 PL82B 6 AA33 PL82B 6 AC2 PR83B 3 AB2 PR82A 3 AA5 PR82B 3 AD1 PR81B 3 AC1 PR81A 3 AA1 PR75B 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR75B 3 W3 PR55D 2 P5 PR55D	W34	PL73A	6			
W32 PL75A 6 Y32 PL75B 6 AA34 PL78A 6 AA34 PL78B 6 AA34 PL78B 6 AC34 PL81A 6 AC34 PL81B 6 AO34 PL82A 6 AA30 PL82B 6 AA33 PL83A 6 AC33 PL83B 6 AC2 PR83B 3 AE2 PR83A 3 AA5 PR82B 3 AA5 PR82B 3 AD1 PR82B 3 AD1 PR81A 3 AA1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73A 3 W1 PR73A 3 P5 PR5C 2 P7 PR53C 2 P7 PR53C 2	Y34	PL73B	6			
Y32 PL75B 6 AA34 PL78A 6 AB34 PL78B 6 AC34 PL81B 6 AC34 PL81B 6 AC34 PL81B 6 AC34 PL81B 6 AC30 PL82B 6 AA30 PL82B 6 AA31 PL83B 6 AC33 PL83B 6 AC33 PL83B 6 AC33 PL83B 6 AC2 PR83B 3 AB2 PR83A 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR81A 3 AC1 PR81A 3 W3 PR75B 3 W3 PR75A 3 W1 PR73B 3 W1 PR73B 2 P5 PR50 2 P7 PR53D 2	W32	PL75A	6			
AA34 PL78A 6 AB34 PL78B 6 AC34 PL81A 6 AD34 PL81B 6 AD34 PL81B 6 AA30 PL82A 6 AA30 PL82B 6 AA30 PL82B 6 AA33 PL83B 6 AC33 PL83B 6 AC2 PR83B 3 AB2 PR83A 3 AA5 PR82B 3 AA5 PR82B 3 AC1 PR81A 3 AC1 PR84 3 AA1 PR78B 3 Y3 PR78B 3 W3 PR75A 3 W3 PR75A 3 W1 PR73B 2 PF5 PR55D 2 F5 PR55D 2 F4 PR55A 2 J1 PR55A 2 F7 PR55C 2 F7 PR53A <td< td=""><td>Y32</td><td>PL75B</td><td>6</td><td></td></td<>	Y32	PL75B	6			
AB34 PL78B 6 AC34 PL81A 6 AD34 PL81B 6 Y30 PL82A 6 Y30 PL82A 6 AA30 PL82B 6 AA30 PL82B 6 AA30 PL82B 6 AC33 PL83B 6 AC2 PR83A 3 AB2 PR83A 3 AA5 PR82B 3 AD1 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AA1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73A 3 PS PR55D 2 PS PR55A 2 K1 PR55A 2 R7 PR53D 2 P7 PR53D 2 P7 PR53A 2 M3 PR53A 2 M3 PR53A 2 </td <td>AA34</td> <td>PL78A</td> <td>6</td> <td></td>	AA34	PL78A	6			
AC34 PL81A 6 AD34 PL81B 6 Y30 PL82A 6 AA30 PL82B 6 AA30 PL82B 6 AB33 PL83A 6 AC33 PL83B 6 AC33 PL83B 6 AC2 PR83B 3 AB2 PR82A 3 AA5 PR82B 3 AD1 PR81B 3 AD1 PR81B 3 AD1 PR81B 3 AA1 PR78B 3 AA1 PR78A 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73A 3 R5 PR55D 2 F5 PR55D 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53D 2 P7 PR53B 2 P7 PR53A 2 </td <td>AB34</td> <td>PL78B</td> <td>6</td> <td></td>	AB34	PL78B	6			
AD34 PL81B 6 Y30 PL82A 6 AA30 PL82B 6 AB33 PL83A 6 AC33 PL83B 6 AC2 PR3B 3 AB2 PR83A 3 AA5 PR82A 3 AD1 PR81A 3 AD1 PR81B 3 AC1 PR78B 3 AA1 PR78B 3 Y3 PR75B 3 Y4 PR78B 3 Y5 PR82A 3 AB1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73A 3 R5 PR55D 2 F5 PR55D 2 J1 PR55A 2 J1 PR55A 2 R7 PR53D 2 R7 PR53D 2 R7 PR53A 2 R7 PR53A 2	AC34	PL81A	6			
Y30 PL82A 6 AA30 PL82B 6 AB33 PL83A 6 AC33 PL83B 6 AC2 PR83B 3 AB2 PR83B 3 AA5 PR82B 3 AA5 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AB1 PR78B 3 Y3 PR78B 3 Y3 PR78B 3 Y3 PR78B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73B 3 W1 PR73B 3 W1 PR73A 3 P5 PR55D 2 P5 PR55D 2 J1 PR55A 2 P7 PR53D 2 P7 PR53D 2 P7 PR53B 2 <	AD34	PL81B	6			
AA30 PL82B 6 AB33 PL83A 6 AC33 PL83B 6 AC2 PR83B 3 AB2 PR83A 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AB1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73B 3 W1 PR5D 2 P5 PR5C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 N3 PR53A 2 M3 PR53A 2 M3 PR53A 2 G1 PR40A 2	Y30	PL82A	6			
AB33 PL83A 6 AC33 PL83B 6 AC2 PR83B 3 AB2 PR83A 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AC1 PR84A 3 AC1 PR81A 3 AC1 PR85B 3 AX1 PR75B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53D 2 N3 PR53A 2 M3 PR53A 2 M3 PR53A 2 M3 PR40B 2 <td>AA30</td> <td>PL82B</td> <td>6</td> <td></td>	AA30	PL82B	6			
AC33 PL83B 6 AC2 PR83B 3 AB2 PR83A 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR81B 3 AC1 PR81B 3 AA1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 W1 PR73B 3 W1 PR73A 3 PS PR55D 2 F5 PR55D 2 F7 PR53A 2 R7 PR53D 2 P7 PR53A 2 M3 PR53B 2 M3 PR53A 2 G1 PR40A 2	AB33	PL83A	6			
AC2 PR83B 3 AB2 PR83A 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR81B 3 AC1 PR81B 3 AB1 PR78B 3 AA1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 R7 PR53D 2 R7 PR53B 2 M3 PR53B 2 M3 PR53A 2	AC33	PL83B	6			
AB2 PR83A 3 AA5 PR82B 3 Y5 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AB1 PR78B 3 Y3 PR75B 3 Y1 PR73B 3 Y1 PR73B 3 W1 PR73A 3 R5 PR5D 2 P5 PR55A 2 J1 PR55A 2 K1 PR55A 2 R7 PR53D 2 P7 PR53D 2 N3 PR53B 2 M3 PR53A 2 M3 PR53A 2 M3 PR53A 2 M3 PR53A 2 G1 PR40A 2	AC2	PR83B	3			
AA5 PR82B 3 Y5 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AB1 PR78B 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53D 2 N3 PR53B 2 M3 PR53A 2 M3 PR63A 2 M3 PR63A 2 M3 PR63A 2 M3 PR40A 2	AB2	PR83A	3			
Y5 PR82A 3 AD1 PR81B 3 AC1 PR81A 3 AB1 PR78B 3 AA1 PR78A 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53D 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 M3 PR53A 2 M3 PR53A 2 M3 PR40A 2	AA5	PR82B	3			
AD1 PR81B 3 AC1 PR81A 3 AB1 PR78B 3 AA1 PR78A 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR5D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 M3 PR53A 2 H1 PR40B 2	Y5	PR82A	3			
AC1 PR81A 3 AB1 PR78B 3 AA1 PR78A 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55B 2 K1 PR55B 2 K1 PR55A 2 R7 PR53D 2 P7 PR53D 2 R7 PR53B 2 M3 PR53A 2 M3 PR53A 2 H1 PR40B 2	AD1	PR81B	3			
AB1 PR78B 3 AA1 PR78A 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	AC1	PR81A	3			
AA1 PR78A 3 Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53A 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	AB1	PR78B	3			
Y3 PR75B 3 W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53A 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	AA1	PR78A	3			
W3 PR75A 3 Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	Y3	PR75B	3			
Y1 PR73B 3 W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	W3	PR75A	3			
W1 PR73A 3 R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	Y1	PR73B	3			
R5 PR55D 2 P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	W1	PR73A	3			
P5 PR55C 2 K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	R5	PR55D	2			
K1 PR55B 2 J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	P5	PR55C	2			
J1 PR55A 2 R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	K1	PR55B	2			
R7 PR53D 2 P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	J1	PR55A	2			
P7 PR53C 2 N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	R7	PR53D	2			
N3 PR53B 2 M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	P7	PR53C	2			
M3 PR53A 2 H1 PR40B 2 G1 PR40A 2	N3	PR53B	2			
H1 PR40B 2 G1 PR40A 2	M3	PR53A	2			
G1 PR40A 2	H1	PR40B	2			
	G1	PR40A	2			

	LFSC/M115				
Ball Number	Ball Function	VCCIO Bank	Dual Function		
W7	GND	-			
AA14	VCC	-			
AA16	VCC	-			
AA17	VCC	-			
AA18	VCC	-			
AA19	VCC	-			
AA21	VCC	-			
AB13	VCC	-			
AB22	VCC	-			
N13	VCC	-			
N22	VCC	-			
P14	VCC	-			
P16	VCC	-			
P17	VCC	-			
P18	VCC	-			
P19	VCC	-			
P21	VCC	-			
R15	VCC	-			
R17	VCC	-			
R18	VCC	-			
R20	VCC	-			
T14	VCC	-			
T16	VCC	-			
T19	VCC	-			
T21	VCC	-			
U14	VCC	-			
U15	VCC	-			
U17	VCC	-			
U18	VCC	-			
U20	VCC	-			
U21	VCC	-			
V14	VCC	-			
V15	VCC	-			
V17	VCC	-			
V18	VCC	-			
V20	VCC	-			
V21	VCC	-			
W14	VCC	-			
W16	VCC	-			
W19	VCC	-			
W21	VCC	-			
Y15	VCC	-			
Y17	VCC	-			