



Welcome to [E-XFL.COM](https://www.e-xfl.com)

## Understanding [Embedded - FPGAs \(Field Programmable Gate Array\)](#)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

## Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

### Details

|                                |                                                                                                                                                                               |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                                                                      |
| Number of LABs/CLBs            | 10000                                                                                                                                                                         |
| Number of Logic Elements/Cells | 40000                                                                                                                                                                         |
| Total RAM Bits                 | 4075520                                                                                                                                                                       |
| Number of I/O                  | 562                                                                                                                                                                           |
| Number of Gates                | -                                                                                                                                                                             |
| Voltage - Supply               | 0.95V ~ 1.26V                                                                                                                                                                 |
| Mounting Type                  | Surface Mount                                                                                                                                                                 |
| Operating Temperature          | 0°C ~ 85°C (TJ)                                                                                                                                                               |
| Package / Case                 | 1020-BBGA, FCBGA                                                                                                                                                              |
| Supplier Device Package        | 1020-OFcBGA Rev 2 (33x33)                                                                                                                                                     |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga40e-5ffa1020c">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga40e-5ffa1020c</a> |


There is a Digital Control (DCNTL) bus available from the DLL block. This Digital Control bus is available to the delay lines in the PIC blocks in the adjacent banks. The UDDCNTL signal allows the user to latch the current value on the digital control bus.

Figure 2-12 shows the DLL block diagram of the DLL inputs and outputs. The output of the phase frequency detector controls an arithmetic logic unit (ALU) to add or subtract one delay tap. The digital output of this ALU is used to control the delay value of the delay chain and this digital code is transmitted via the DCNTL bus.

The sysCLOCK DLL can be configured at power-up, then, if desired, reconfigured dynamically through the Serial Memory Interface bus which interfaces with the on-chip Microprocessor Interface (MPI) bus. In addition, users can drive the SMI interface from routing if desired.

The user can configure the DLL for many common functions such as clock injection match and single delay cell. Lattice provides primitives in its design for time reference delay (DDR memory) and clock injection delay removal.

**Figure 2-12. DLL Diagram**



## PLL/DLL Cascading

The LatticeSC devices have been designed to allow certain combinations of PLL and DLL cascading. The allowable combinations are as follows:

- PLL to PLL
- PLL to DLL
- DLL to DLL
- DLL to PLL


DLLs are used to shift the clock in relation to the data for source synchronous inputs. PLLs are used for frequency synthesis and clock generation for source synchronous interfaces. Cascading PLL and DLL blocks allows applications to utilize the unique benefits of both DLL and PLLs.

When cascading the DLL to the PLL, the DLL can be used to drive the PLL to create fine phase shifts of an input clock signal. Figure 2-13 shows a shift of all outputs for CLKOP and CLKOS out in time.

## EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the low-to-high transition of the reset, as shown in Figure 2-16.

**Figure 2-16. EBR Asynchronous Reset (Including GSR) Timing Diagram**



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of  $1/f_{MAX}$  (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM, FIFO and shift register implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-16. The reset timing rules apply to the RPRreset input vs. the RE input and the RST input vs. the WE and RE inputs. Both RST and RPRreset are always asynchronous EBR inputs. For the EBR shift register mode, the GSR signal is always enabled and the local RESET pin is always asynchronous.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled. For more information about on-chip memory, see TN1094, [On-Chip Memory Usage Guide for LatticeSC Devices](#).

## Programmable I/O Cells (PIC)

Each PIC contains four PIOs connected to their respective PURESPEED I/O Buffer which are then connected to the PADs as shown in Figure 2-17. The PIO Block supplies the output data (DO) and the Tri-state control signal (TO) to PURESPEED I/O buffer, and receives input (DI) from the buffer. The PIO contains advanced capabilities to allow the support of speeds up to 2Gbps. These include dedicated shift and DDR logic and adaptive input logic. The dedicated resources simplify the design of robust interfaces.

---

## Switching Characteristics

All devices are 100% functionally tested. Listed below are representative values of internal and external timing parameters. For more specific, more precise, and worst-case guaranteed data at a particular temperature and voltage, use the values reported by the static timing analyzer in the ispLEVER design tool from Lattice and back-annotate to the simulation net list.

**Signal Descriptions (Cont.)**

| Signal Name                                                              | I/O | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|--------------------------------------------------------------------------|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RESETN                                                                   |     | Reset. (Also sent to general routing). During configuration it resets the configuration state machine. After configuration this pin can perform the global set/reset (GSR) functions or can be used as a general input pin.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| CFGIRQN                                                                  | O   | MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI configuration error. It can be connected to one of MPC860 IRQ pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| TSALLN                                                                   | I   | Tristates all I/O.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| <b>Configuration Pads (User I/O if not used. Used during sysCONFIG.)</b> |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| HDC/SI                                                                   | O   | High During Configuration is output high until configuration is complete. It is used as a control output, indicating that configuration is not complete.<br><br>For SPI modes, this pin is used to download the read command and initial read address into the Flash memory device on the falling edge of SCK. This pin will be connected to SI of the memory. If the SPI mode is used, the 8-bit instruction code 0x03 will be downloaded followed by a 24-bit starting address of 0x000000 or a non-zero stat address for partial reconfiguration. If the SPIX mode has been selected, the 8-bit instruction captured on D[7:0] at power-up will be shifted in and followed by a 32-bit starting address of 0x000000. |
| LDCN/SCS                                                                 | O   | Low During Configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not complete.<br><br>For SPI modes, this is an active low chip select for Flash memories. It will go active after INITN goes high but before SCK begins. During power up LDCN will be low. Once INITN goes high, LDCN will go high for 100ns-200ns after which time it will go back low and configuration can begin. During the 100ns-200ns period, the read instruction will be latched for SPIX mode.                                                                                                                                                                        |
| DOUT                                                                     | O   | Serial data output that can drive the D0/DIN of daisy-chained slave devices. The data-stream from this output will propagate preamble bits of the bitstream to daisy-chained devices. Data out on DOUT changes on the rising edge of CCLK.                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| QOUT/CEON                                                                | O   | During daisy-chaining configuration, QOUT is the serial data output that can drive the D0/DIN of daisy-chained slave devices that do not propagate preamble bits. Data out on QOUT changes on the rising edge of CCLK.<br><br>During parallel-chaining configuration, active low CEON enables the cascaded slave device to receive bitstream data.                                                                                                                                                                                                                                                                                                                                                                      |
| RDN                                                                      | I   | Used in the asynchronous peripheral configuration mode. A low on RDN changes D[7:3] into status outputs. WRN and RDN should not be used simultaneously. If they are, the write strobe overrides.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| WRN                                                                      | I   | When the FPGA is selected, a low on the write strobe, WRN, loads the data on D[7:0] inputs into an internal data buffer.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| CS0N CS1                                                                 | I   | Used in the asynchronous peripheral, slave parallel and MPI modes. The FPGA is selected when CS0N is low and CS1 is high. During configuration, a pull-up is enabled on both except with MPI DMA access control.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| A[21:0]                                                                  | I/O | In master parallel mode, A[21:0] is an output and will address the configuration EPROMs up to 4 MB space. For MPI configuration mode, A[17:0] will be the MPI address MPL_ADDR[31:14], A[19:18] will be the transfer size and A[21:20] will be the burst mode and burst in process.                                                                                                                                                                                                                                                                                                                                                                                                                                     |

**Signal Descriptions (Cont.)**

| Signal Name                                         | I/O | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-----------------------------------------------------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| D[n:0]                                              | I/O | <p>In parallel configuration modes, D[7:0] receives configuration data, and each pin is pull-up enabled. For slave serial mode, D0 is the data input.</p> <p>D[7:3] is the output internal status for peripheral mode when RDN is low.</p> <p>D[7:0] is also the first byte of MPI data pins.</p> <p>In MPI configuration mode, MPI selectable data bus width from 8 and 16-bit. Driven by a bus master in a write transaction. Driven by MPI in a read transaction.</p>                                                                                                                                                                                                                                                                                                                                                                                                           |
| DP[m:0]                                             | I/O | MPI selectable parity data bus width from 1, 2, and 3-bit DP[0] for D[7:0], DP[1] for D[15:8], and DP[2] for D[23:16].                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| BUSYN/RCLK/SCK                                      | O   | <p>During configuration in peripheral mode, high on BUSYN indicates another byte can be written to the FPGA. If a read operation is done when the device is selected, the same status is also available on D[7] in asynchronous peripheral mode.</p> <p>During configuration in slave parallel mode, low on BUSYN inhibits the external host from sending new data. The output is used by slave parallel and master serial modes only for decompression.</p> <p>During configuration in master parallel and master byte modes, RCLK is a read clock output signal to an external memory. The RCLK frequency is the same as CCLK when used with uncompressed bit-streams. RCLK will be 1/8 the frequency of CCLK when the bitstream is compressed.</p> <p>During configuration in SPI modes, SCK is generated by the device and connected to the CLK input of the FLASH memory.</p> |
| <b>MPI Interface (Dedicated pin)</b>                |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| MPI_IRQ_N                                           | O   | MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI configuration error. It can be connected to one of MPC860 IRQ pins.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| <b>MPI Interface (User I/O if MPI is not used.)</b> |     |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| MPI_CS0N MPI_CS1                                    | I   | MPI chip select pins, active low on MPI_CS0N while active high on MPI_CS1. Both have to be active during the whole transfer data phase. During transfer address phase, both can be inactive so that the decoding for them from address can be slow. If they are active during address phase, one cycle can be saved for sync read.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| MPI_CLK                                             | I   | This is the PowerPC bus clock. It can be a source of the clock for embedded system bus. If MPI_CLK is used as system bus clock, MPI will be set into sync mode by default. All of the operation on PowerPC side of MPI are synchronized to the rising edge of this clock.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| MPI_TSIZE[1:0]                                      | I   | Driven by a bus master to indicate the data transfer size for the transaction. 01 for byte, 10 for half-word, and 00 for word.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| MPI_WR_N                                            | I   | Driven high indicates that a read access is in progress. Driven low indicates that a write access is in process.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| MPI_BURST                                           | I   | Driven active low indicates that a burst transfer is in progress. Driven high indicates that the current transfer is not a burst.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| MPI_BDIP                                            | I   | Active low "Burst Data in Process" is driven by a PowerPC processor. Asserted indicates that the second beat in front of the current one is requested by the master. Negated before the burst transfer ends to abort the burst data phase.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |

**Pin Information Summary (Cont.)**

| Pin Type                                         |                  | 1152 fcBGA |          |           | 1704 fcBGA |           |
|--------------------------------------------------|------------------|------------|----------|-----------|------------|-----------|
|                                                  |                  | LFSC/M40   | LFSC/M80 | LFSC/M115 | LFSC/M80   | LFSC/M115 |
| Single Ended User I/O                            |                  | 604        | 660      | 660       | 904        | 942       |
| Differential Pair User I/O                       |                  | 302        | 330      | 330       | 452        | 470       |
| LVDS Output Pairs                                |                  | 78         | 102      | 102       | 114        | 132       |
| Configuration                                    | Dedicated        | 11         | 11       | 11        | 11         | 11        |
|                                                  | Muxes/MPI sysBus | 72         | 72       | 72        | 72         | 72        |
| JTAG (excluding VCCJ)                            |                  | 4          | 4        | 4         | 4          | 4         |
| Dedicated Pins                                   |                  | 4          | 4        | 4         | 4          | 4         |
| VCC                                              |                  | 44         | 44       | 44        | 76         | 76        |
| VCC12                                            |                  | 52         | 52       | 52        | 88         | 88        |
| VCCAUX                                           |                  | 38         | 38       | 38        | 52         | 52        |
| VCCIO                                            | Bank 1           | 10         | 10       | 10        | 10         | 10        |
|                                                  | Bank 2           | 9          | 9        | 9         | 12         | 12        |
|                                                  | Bank 3           | 12         | 12       | 12        | 14         | 14        |
|                                                  | Bank 4           | 12         | 12       | 12        | 14         | 14        |
|                                                  | Bank 5           | 12         | 12       | 12        | 14         | 14        |
|                                                  | Bank 6           | 12         | 12       | 12        | 14         | 14        |
|                                                  | Bank 7           | 9          | 9        | 9         | 12         | 12        |
| VTT                                              | Bank 2           | 3          | 3        | 3         | 4          | 4         |
|                                                  | Bank 3           | 3          | 3        | 3         | 4          | 4         |
|                                                  | Bank 4           | 3          | 3        | 3         | 5          | 5         |
|                                                  | Bank 5           | 3          | 3        | 3         | 5          | 5         |
|                                                  | Bank 6           | 3          | 3        | 3         | 4          | 4         |
|                                                  | Bank 7           | 3          | 3        | 3         | 4          | 4         |
| GND                                              |                  | 130        | 130      | 130       | 184        | 184       |
| NC                                               |                  | 62         | 6        | 6         | 52         | 14        |
| Single Ended User /<br>Differential I/O per Bank | Bank 1           | 80/40      | 80/40    | 80/40     | 80/40      | 80/40     |
|                                                  | Bank 2           | 60/30      | 76/38    | 76/38     | 96/48      | 103/51    |
|                                                  | Bank 3           | 96/48      | 108/54   | 108/54    | 132/66     | 144/72    |
|                                                  | Bank 4           | 106/53     | 106/53   | 106/53    | 184/92     | 184/92    |
|                                                  | Bank 5           | 106/53     | 106/53   | 106/53    | 184/92     | 184/92    |
|                                                  | Bank 6           | 96/48      | 108/54   | 108/54    | 132/66     | 144/72    |
|                                                  | Bank 7           | 60/30      | 76/38    | 76/38     | 96/48      | 103/51    |
| LVDS Output Pairs Per Bank                       | Bank 2           | 15         | 21       | 21        | 24         | 27        |
|                                                  | Bank 3           | 24         | 30       | 30        | 33         | 39        |
|                                                  | Bank 6           | 24         | 30       | 30        | 33         | 39        |
|                                                  | Bank 7           | 15         | 21       | 21        | 24         | 27        |
| VCCJ                                             |                  | 1          | 1        | 1         | 1          | 1         |
| SERDES (signal + power supply)                   |                  | 108        | 108      | 108       | 212        | 212       |
| Total                                            |                  | 1152       | 1152     | 1152      | 1704       | 1704      |

**LFSC/M15 Logic Signal Connections: 256 fpBGA<sup>1,2</sup> (Cont.)**

| Ball Number | LFSC/M15      |            |                             |
|-------------|---------------|------------|-----------------------------|
|             | Ball Function | VCCIO Bank | Dual Function               |
| F14         | PR17A         | 2          | URC_DLLT_IN_C/URC_DLLT_FB_D |
| E15         | PR15B         | 2          | URC_PLLC_IN_A/URC_PLLC_FB_B |
| E14         | PR15A         | 2          | URC_PLLT_IN_A/URC_PLLT_FB_B |
| D9          | VCCJ          | -          |                             |
| C16         | TDO           | -          | TDO                         |
| B15         | TMS           | -          |                             |
| B16         | TCK           | -          |                             |
| E13         | TDI           | -          |                             |
| C14         | PROGRAMN      | 1          |                             |
| C15         | CCLK          | 1          |                             |
| A15         | PT43D         | 1          | HDC/SI                      |
| A14         | PT43C         | 1          | LDCN/SCS                    |
| B14         | PT41A         | 1          | CS1                         |
| E12         | PT39B         | 1          | CS0N                        |
| D13         | PT39A         | 1          | RDN                         |
| D12         | PT37D         | 1          | WRN                         |
| E10         | PT37C         | 1          | D7                          |
| C11         | PT37B         | 1          | D6                          |
| D10         | PT37A         | 1          | D5                          |
| A13         | PT36D         | 1          | D4                          |
| B12         | PT36C         | 1          | D3                          |
| A12         | PT35B         | 1          | D2                          |
| C12         | PT35A         | 1          | D1                          |
| A11         | PT33B         | 1          | D0                          |
| B11         | PT33A         | 1          | QOUT/CEON                   |
| E9          | PT32D         | 1          | VREF2_1                     |
| E8          | PT32B         | 1          | DOUT                        |
| D8          | PT28C         | 1          | BUSYN/RCLK/SCK              |
| A10         | PT27B         | 1          | PCLKC1_0                    |
| C10         | PT27A         | 1          | PCLKT1_0                    |
| E7          | PT21C         | 1          | VREF1_1                     |
| C9          | A_VDDIB3_L    | -          |                             |
| A9          | A_HDINP3_L    | -          | PCS 360 CH 3 IN P           |
| B9          | A_HDINN3_L    | -          | PCS 360 CH 3 IN N           |
| A8          | A_HDOUTP3_L   | -          | PCS 360 CH 3 OUT P          |
| B8          | A_HDOUTN3_L   | -          | PCS 360 CH 3 OUT N          |
| C8          | A_VDDOB3_L    | -          |                             |
| B7          | A_HDOUTN2_L   | -          | PCS 360 CH 2 OUT N          |
| C7          | A_VDDOB2_L    | -          |                             |
| A7          | A_HDOUTP2_L   | -          | PCS 360 CH 2 OUT P          |
| B6          | A_HDINN2_L    | -          | PCS 360 CH 2 IN N           |
| A6          | A_HDINP2_L    | -          | PCS 360 CH 2 IN P           |
| C6          | A_VDDIB2_L    | -          |                             |

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1, 2</sup>**

| Ball Number | LFSC/M15      |            |                             | LFSC/M25      |            |                             |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
|             | Ball Function | VCCIO Bank | Dual Function               | Ball Function | VCCIO Bank | Dual Function               |
| F7          | A_VDDAX25_L   | -          |                             | A_VDDAX25_L   | -          |                             |
| B1          | A_REFCLKP_L   | -          |                             | A_REFCLKP_L   | -          |                             |
| C1          | A_REFCLKN_L   | -          |                             | A_REFCLKN_L   | -          |                             |
| D5          | VCC12         | -          |                             | VCC12         | -          |                             |
| A2          | RESP_ULC      | -          |                             | RESP_ULC      | -          |                             |
| E5          | VCC12         | -          |                             | VCC12         | -          |                             |
| D4          | VCC12         | -          |                             | VCC12         | -          |                             |
| H5          | RESETN        | 1          |                             | RESETN        | 1          |                             |
| H6          | TSALLN        | 1          |                             | TSALLN        | 1          |                             |
| G6          | DONE          | 1          |                             | DONE          | 1          |                             |
| G5          | INITN         | 1          |                             | INITN         | 1          |                             |
| F5          | M0            | 1          |                             | M0            | 1          |                             |
| F6          | M1            | 1          |                             | M1            | 1          |                             |
| F4          | M2            | 1          |                             | M2            | 1          |                             |
| E4          | M3            | 1          |                             | M3            | 1          |                             |
| D3          | PL15A         | 7          | ULC_PLLT_IN_A/ULC_PLLT_FB_B | PL16A         | 7          | ULC_PLLT_IN_A/ULC_PLLT_FB_B |
| D2          | PL15B         | 7          | ULC_PLLC_IN_A/ULC_PLLC_FB_B | PL16B         | 7          | ULC_PLLC_IN_A/ULC_PLLC_FB_B |
| J6          | PL15C         | 7          |                             | PL16C         | 7          |                             |
| J5          | PL15D         | 7          |                             | PL16D         | 7          |                             |
| E3          | PL17A         | 7          | ULC_DLLT_IN_C/ULC_DLLT_FB_D | PL17A         | 7          | ULC_DLLT_IN_C/ULC_DLLT_FB_D |
| E2          | PL17B         | 7          | ULC_DLLC_IN_C/ULC_DLLC_FB_D | PL17B         | 7          | ULC_DLLC_IN_C/ULC_DLLC_FB_D |
| K4          | PL17C         | 7          | ULC_PLLT_IN_B/ULC_PLLT_FB_A | PL17C         | 7          | ULC_PLLT_IN_B/ULC_PLLT_FB_A |
| J4          | PL17D         | 7          | ULC_PLLC_IN_B/ULC_PLLC_FB_A | PL17D         | 7          | ULC_PLLC_IN_B/ULC_PLLC_FB_A |
| F3          | PL18A         | 7          | ULC_DLLT_IN_D/ULC_DLLT_FB_C | PL18A         | 7          | ULC_DLLT_IN_D/ULC_DLLT_FB_C |
| G3          | PL18B         | 7          | ULC_DLLC_IN_D/ULC_DLLC_FB_C | PL18B         | 7          | ULC_DLLC_IN_D/ULC_DLLC_FB_C |
| K5          | PL18C         | 7          |                             | PL18C         | 7          |                             |
| K6          | PL18D         | 7          | VREF2_7                     | PL18D         | 7          | VREF2_7                     |
| F2          | PL19A         | 7          |                             | PL22A         | 7          |                             |
| F1          | PL19B         | 7          |                             | PL22B         | 7          |                             |
| E1          | PL19C         | 7          |                             | PL22C         | 7          |                             |
| D1          | PL19D         | 7          |                             | PL22D         | 7          |                             |
| K3          | PL22A         | 7          |                             | PL25A         | 7          |                             |
| L3          | PL22B         | 7          |                             | PL25B         | 7          |                             |
| L6          | PL22C         | 7          | VREF1_7                     | PL25C         | 7          | VREF1_7                     |
| M6          | PL22D         | 7          | DIFFR_7                     | PL25D         | 7          | DIFFR_7                     |
| J1          | PL23A         | 7          | PCLKT7_1                    | PL26A         | 7          | PCLKT7_1                    |
| K1          | PL23B         | 7          | PCLKC7_1                    | PL26B         | 7          | PCLKC7_1                    |
| L1          | PL24A         | 7          | PCLKT7_0                    | PL27A         | 7          | PCLKT7_0                    |
| M1          | PL24B         | 7          | PCLKC7_0                    | PL27B         | 7          | PCLKC7_0                    |
| P8          | PL24C         | 7          | PCLKT7_2                    | PL27C         | 7          | PCLKT7_2                    |
| R8          | PL24D         | 7          | PCLKC7_2                    | PL27D         | 7          | PCLKC7_2                    |
| N2          | PL26A         | 6          | PCLKT6_0                    | PL29A         | 6          | PCLKT6_0                    |
| N1          | PL26B         | 6          | PCLKC6_0                    | PL29B         | 6          | PCLKC6_0                    |
| R7          | PL26C         | 6          | PCLKT6_1                    | PL29C         | 6          | PCLKT6_1                    |
| R6          | PL26D         | 6          | PCLKC6_1                    | PL29D         | 6          | PCLKC6_1                    |

**LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M25      |            |                    | LFSC/M40      |            |                    |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
|             | Ball Function | VCCIO Bank | Dual Function      | Ball Function | VCCIO Bank | Dual Function      |
| G6          | A_HDINN2_R    | -          | PCS 3E0 CH 2 IN N  | A_HDINN2_R    | -          | PCS 3E0 CH 2 IN N  |
| A6          | A_HDOUTP2_R   | -          | PCS 3E0 CH 2 OUT P | A_HDOUTP2_R   | -          | PCS 3E0 CH 2 OUT P |
| D6          | A_VDDOB2_R    | -          |                    | A_VDDOB2_R    | -          |                    |
| B6          | A_HDOUTN2_R   | -          | PCS 3E0 CH 2 OUT N | A_HDOUTN2_R   | -          | PCS 3E0 CH 2 OUT N |
| D7          | A_VDDOB3_R    | -          |                    | A_VDDOB3_R    | -          |                    |
| B7          | A_HDOUTN3_R   | -          | PCS 3E0 CH 3 OUT N | A_HDOUTN3_R   | -          | PCS 3E0 CH 3 OUT N |
| A7          | A_HDOUTP3_R   | -          | PCS 3E0 CH 3 OUT P | A_HDOUTP3_R   | -          | PCS 3E0 CH 3 OUT P |
| G7          | A_HDINN3_R    | -          | PCS 3E0 CH 3 IN N  | A_HDINN3_R    | -          | PCS 3E0 CH 3 IN N  |
| F7          | A_HDINP3_R    | -          | PCS 3E0 CH 3 IN P  | A_HDINP3_R    | -          | PCS 3E0 CH 3 IN P  |
| H7          | A_VDDIB3_R    | -          |                    | A_VDDIB3_R    | -          |                    |
| H8          | B_VDDIB0_R    | -          |                    | B_VDDIB0_R    | -          |                    |
| F8          | B_HDINP0_R    | -          | PCS 3E1 CH 0 IN P  | B_HDINP0_R    | -          | PCS 3E1 CH 0 IN P  |
| G8          | B_HDINN0_R    | -          | PCS 3E1 CH 0 IN N  | B_HDINN0_R    | -          | PCS 3E1 CH 0 IN N  |
| A8          | B_HDOUTP0_R   | -          | PCS 3E1 CH 0 OUT P | B_HDOUTP0_R   | -          | PCS 3E1 CH 0 OUT P |
| D8          | B_VDDOB0_R    | -          |                    | B_VDDOB0_R    | -          |                    |
| B8          | B_HDOUTN0_R   | -          | PCS 3E1 CH 0 OUT N | B_HDOUTN0_R   | -          | PCS 3E1 CH 0 OUT N |
| D9          | B_VDDOB1_R    | -          |                    | B_VDDOB1_R    | -          |                    |
| B9          | B_HDOUTN1_R   | -          | PCS 3E1 CH 1 OUT N | B_HDOUTN1_R   | -          | PCS 3E1 CH 1 OUT N |
| A9          | B_HDOUTP1_R   | -          | PCS 3E1 CH 1 OUT P | B_HDOUTP1_R   | -          | PCS 3E1 CH 1 OUT P |
| H10         | B_HDINN1_R    | -          | PCS 3E1 CH 1 IN N  | B_HDINN1_R    | -          | PCS 3E1 CH 1 IN N  |
| G10         | B_HDINP1_R    | -          | PCS 3E1 CH 1 IN P  | B_HDINP1_R    | -          | PCS 3E1 CH 1 IN P  |
| H9          | B_VDDIB1_R    | -          |                    | B_VDDIB1_R    | -          |                    |
| H11         | B_VDDIB2_R    | -          |                    | B_VDDIB2_R    | -          |                    |
| F11         | B_HDINP2_R    | -          | PCS 3E1 CH 2 IN P  | B_HDINP2_R    | -          | PCS 3E1 CH 2 IN P  |
| G11         | B_HDINN2_R    | -          | PCS 3E1 CH 2 IN N  | B_HDINN2_R    | -          | PCS 3E1 CH 2 IN N  |
| A11         | B_HDOUTP2_R   | -          | PCS 3E1 CH 2 OUT P | B_HDOUTP2_R   | -          | PCS 3E1 CH 2 OUT P |
| D11         | B_VDDOB2_R    | -          |                    | B_VDDOB2_R    | -          |                    |
| B11         | B_HDOUTN2_R   | -          | PCS 3E1 CH 2 OUT N | B_HDOUTN2_R   | -          | PCS 3E1 CH 2 OUT N |
| D12         | B_VDDOB3_R    | -          |                    | B_VDDOB3_R    | -          |                    |
| B12         | B_HDOUTN3_R   | -          | PCS 3E1 CH 3 OUT N | B_HDOUTN3_R   | -          | PCS 3E1 CH 3 OUT N |
| A12         | B_HDOUTP3_R   | -          | PCS 3E1 CH 3 OUT P | B_HDOUTP3_R   | -          | PCS 3E1 CH 3 OUT P |
| G12         | B_HDINN3_R    | -          | PCS 3E1 CH 3 IN N  | B_HDINN3_R    | -          | PCS 3E1 CH 3 IN N  |
| F12         | B_HDINP3_R    | -          | PCS 3E1 CH 3 IN P  | B_HDINP3_R    | -          | PCS 3E1 CH 3 IN P  |
| H12         | B_VDDIB3_R    | -          |                    | B_VDDIB3_R    | -          |                    |
| B10         | VCC12         | -          |                    | VCC12         | -          |                    |
| D10         | B_REFCLKN_R   | -          |                    | B_REFCLKN_R   | -          |                    |
| C10         | B_REFCLKP_R   | -          |                    | B_REFCLKP_R   | -          |                    |
| J15         | PT49D         | 1          | HDC/SI             | PT61D         | 1          | HDC/SI             |
| K15         | PT49C         | 1          | LDCN/SCS           | PT61C         | 1          | LDCN/SCS           |
| E13         | PT49B         | 1          | D8/MPI_DATA8       | PT59B         | 1          | D8/MPI_DATA8       |
| F13         | PT49A         | 1          | CS1/MPI_CS1        | PT59A         | 1          | CS1/MPI_CS1        |
| H13         | PT47D         | 1          | D9/MPI_DATA9       | PT58D         | 1          | D9/MPI_DATA9       |
| G13         | PT47C         | 1          | D10/MPI_DATA10     | PT58C         | 1          | D10/MPI_DATA10     |
| E14         | PT47B         | 1          | CS0N/MPI_CS0N      | PT57B         | 1          | CS0N/MPI_CS0N      |
| F14         | PT47A         | 1          | RDN/MPI_STRB_N     | PT57A         | 1          | RDN/MPI_STRB_N     |
| H14         | PT46D         | 1          | WRN/MPI_WR_N       | PT55D         | 1          | WRN/MPI_WR_N       |
| G14         | PT46C         | 1          | D7/MPI_DATA7       | PT55C         | 1          | D7/MPI_DATA7       |
| D13         | PT46B         | 1          | D6/MPI_DATA6       | PT55B         | 1          | D6/MPI_DATA6       |
| D14         | PT46A         | 1          | D5/MPI_DATA5       | PT55A         | 1          | D5/MPI_DATA5       |
| E15         | PT45D         | 1          | D4/MPI_DATA4       | PT54D         | 1          | D4/MPI_DATA4       |

**LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M40      |            |                         | LFSC/M80      |            |                         |
|-------------|---------------|------------|-------------------------|---------------|------------|-------------------------|
|             | Ball Function | VCCIO Bank | Dual Function           | Ball Function | VCCIO Bank | Dual Function           |
| H21         | PT38D         | 1          | D28/PCLKC1_6/MPI_DATA28 | PT57D         | 1          | D28/PCLKC1_6/MPI_DATA28 |
| J21         | PT38C         | 1          | D29/PCLKT1_6/MPI_DATA29 | PT57C         | 1          | D29/PCLKT1_6/MPI_DATA29 |
| A19         | PT38B         | 1          | A9/MPI_ADDR23           | PT57B         | 1          | A9/MPI_ADDR23           |
| B19         | PT38A         | 1          | A10/MPI_ADDR24          | PT57A         | 1          | A10/MPI_ADDR24          |
| H22         | PT37D         | 1          | D30/PCLKC1_7/MPI_DATA30 | PT56D         | 1          | D30/PCLKC1_7/MPI_DATA30 |
| J22         | PT37C         | 1          | D31/PCLKT1_7/MPI_DATA31 | PT56C         | 1          | D31/PCLKT1_7/MPI_DATA31 |
| F20         | PT37B         | 1          | A11/MPI_ADDR25          | PT56B         | 1          | A11/MPI_ADDR25          |
| G20         | PT37A         | 1          | A12/MPI_ADDR26          | PT56A         | 1          | A12/MPI_ADDR26          |
| K21         | PT35D         | 1          | D11/MPI_DATA11          | PT55D         | 1          | D11/MPI_DATA11          |
| K22         | PT35C         | 1          | D12/MPI_DATA12          | PT55C         | 1          | D12/MPI_DATA12          |
| A20         | PT35B         | 1          | A13/MPI_ADDR27          | PT55B         | 1          | A13/MPI_ADDR27          |
| B20         | PT35A         | 1          | A14/MPI_ADDR28          | PT55A         | 1          | A14/MPI_ADDR28          |
| L21         | PT33D         | 1          | A16/MPI_ADDR30          | PT53D         | 1          | A16/MPI_ADDR30          |
| L20         | PT33C         | 1          | D13/MPI_DATA13          | PT53C         | 1          | D13/MPI_DATA13          |
| D20         | PT33B         | 1          | A15/MPI_ADDR29          | PT53B         | 1          | A15/MPI_ADDR29          |
| E20         | PT33A         | 1          | A17/MPI_ADDR31          | PT53A         | 1          | A17/MPI_ADDR31          |
| L19         | PT30D         | 1          | A19/MPI_TSI21           | PT52D         | 1          | A19/MPI_TSI21           |
| K19         | PT30C         | 1          | A20/MPI_BDIP            | PT52C         | 1          | A20/MPI_BDIP            |
| D21         | PT30B         | 1          | A18/MPI_TSI20           | PT52B         | 1          | A18/MPI_TSI20           |
| E21         | PT30A         | 1          | MPI_TEA                 | PT52A         | 1          | MPI_TEA                 |
| M20         | PT28D         | 1          | D14/MPI_DATA14          | PT51D         | 1          | D14/MPI_DATA14          |
| M19         | PT28C         | 1          | DP1/MPI_PAR1            | PT51C         | 1          | DP1/MPI_PAR1            |
| F21         | PT27B         | 1          | A21/MPI_BURST           | PT51B         | 1          | A21/MPI_BURST           |
| G21         | PT27A         | 1          | D15/MPI_DATA15          | PT51A         | 1          | D15/MPI_DATA15          |
| H24         | B_REFCLKP_L   | -          |                         | B_REFCLKP_L   | -          |                         |
| J24         | B_REFCLKN_L   | -          |                         | B_REFCLKN_L   | -          |                         |
| L22         | VCC12         | -          |                         | VCC12         | -          |                         |
| E26         | B_VDDIB3_L    | -          |                         | B_VDDIB3_L    | -          |                         |
| G22         | VCC12         | -          |                         | VCC12         | -          |                         |
| E22         | B_HDINP3_L    | -          | PCS 361 CH 3 IN P       | B_HDINP3_L    | -          | PCS 361 CH 3 IN P       |
| F22         | B_HDINN3_L    | -          | PCS 361 CH 3 IN N       | B_HDINN3_L    | -          | PCS 361 CH 3 IN N       |
| A21         | B_HDOUTP3_L   | -          | PCS 361 CH 3 OUT P      | B_HDOUTP3_L   | -          | PCS 361 CH 3 OUT P      |
| L24         | VCC12         | -          |                         | VCC12         | -          |                         |
| B21         | B_HDOUTN3_L   | -          | PCS 361 CH 3 OUT N      | B_HDOUTN3_L   | -          | PCS 361 CH 3 OUT N      |
| D22         | B_VDDOB3_L    | -          |                         | B_VDDOB3_L    | -          |                         |
| B22         | B_HDOUTN2_L   | -          | PCS 361 CH 2 OUT N      | B_HDOUTN2_L   | -          | PCS 361 CH 2 OUT N      |
| D23         | B_VDDOB2_L    | -          |                         | B_VDDOB2_L    | -          |                         |
| A22         | B_HDOUTP2_L   | -          | PCS 361 CH 2 OUT P      | B_HDOUTP2_L   | -          | PCS 361 CH 2 OUT P      |
| K24         | VCC12         | -          |                         | VCC12         | -          |                         |
| F23         | B_HDINN2_L    | -          | PCS 361 CH 2 IN N       | B_HDINN2_L    | -          | PCS 361 CH 2 IN N       |
| E23         | B_HDINP2_L    | -          | PCS 361 CH 2 IN P       | B_HDINP2_L    | -          | PCS 361 CH 2 IN P       |
| D26         | B_VDDIB2_L    | -          |                         | B_VDDIB2_L    | -          |                         |
| G23         | VCC12         | -          |                         | VCC12         | -          |                         |
| D27         | B_VDDIB1_L    | -          |                         | B_VDDIB1_L    | -          |                         |
| G24         | VCC12         | -          |                         | VCC12         | -          |                         |

**LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M40      |            |               | LFSC/M80      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AL11        | GND           | -          |               | GND           | -          |               |
| AL17        | GND           | -          |               | GND           | -          |               |
| AL21        | GND           | -          |               | GND           | -          |               |
| AL27        | GND           | -          |               | GND           | -          |               |
| AL5         | GND           | -          |               | GND           | -          |               |
| AM14        | GND           | -          |               | GND           | -          |               |
| AM18        | GND           | -          |               | GND           | -          |               |
| AM24        | GND           | -          |               | GND           | -          |               |
| AM30        | GND           | -          |               | GND           | -          |               |
| AM8         | GND           | -          |               | GND           | -          |               |
| AN1         | GND           | -          |               | GND           | -          |               |
| AN34        | GND           | -          |               | GND           | -          |               |
| AP2         | GND           | -          |               | GND           | -          |               |
| AP33        | GND           | -          |               | GND           | -          |               |
| B1          | GND           | -          |               | GND           | -          |               |
| B34         | GND           | -          |               | GND           | -          |               |
| C11         | GND           | -          |               | GND           | -          |               |
| C12         | GND           | -          |               | GND           | -          |               |
| C13         | GND           | -          |               | GND           | -          |               |
| C14         | GND           | -          |               | GND           | -          |               |
| C17         | GND           | -          |               | GND           | -          |               |
| C21         | GND           | -          |               | GND           | -          |               |
| C22         | GND           | -          |               | GND           | -          |               |
| C23         | GND           | -          |               | GND           | -          |               |
| C24         | GND           | -          |               | GND           | -          |               |
| C26         | GND           | -          |               | GND           | -          |               |
| C27         | GND           | -          |               | GND           | -          |               |
| C30         | GND           | -          |               | GND           | -          |               |
| C31         | GND           | -          |               | GND           | -          |               |
| C4          | GND           | -          |               | GND           | -          |               |
| C5          | GND           | -          |               | GND           | -          |               |
| C8          | GND           | -          |               | GND           | -          |               |
| C9          | GND           | -          |               | GND           | -          |               |
| D18         | GND           | -          |               | GND           | -          |               |
| E32         | GND           | -          |               | GND           | -          |               |
| E4          | GND           | -          |               | GND           | -          |               |
| F19         | GND           | -          |               | GND           | -          |               |
| G16         | GND           | -          |               | GND           | -          |               |
| G29         | GND           | -          |               | GND           | -          |               |
| G7          | GND           | -          |               | GND           | -          |               |
| H3          | GND           | -          |               | GND           | -          |               |
| H31         | GND           | -          |               | GND           | -          |               |
| J10         | GND           | -          |               | GND           | -          |               |
| J15         | GND           | -          |               | GND           | -          |               |
| J26         | GND           | -          |               | GND           | -          |               |

**LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M40      |            |               | LFSC/M80      |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AM17        | VCCIO4        | -          |               | VCCIO4        | -          |               |
| AM5         | VCCIO4        | -          |               | VCCIO4        | -          |               |
| AE20        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AE23        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AE26        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AH22        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AH28        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AJ19        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AJ25        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AL18        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AL24        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AL30        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AM21        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AM27        | VCCIO5        | -          |               | VCCIO5        | -          |               |
| AA31        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AB29        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AC24        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AD32        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AE28        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AG31        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| AK32        | VCCIO6        | -          |               | VCCIO6        | -          |               |
| T29         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| U31         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| V32         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| W28         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| Y26         | VCCIO6        | -          |               | VCCIO6        | -          |               |
| E31         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| G28         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| H32         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| K29         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| L31         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| M25         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| N28         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| P32         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| R25         | VCCIO7        | -          |               | VCCIO7        | -          |               |
| J25         | VCCIO1        | -          |               | VCCIO1        | -          |               |
| N11         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| R12         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| T12         | VTT_2         | 2          |               | VTT_2         | 2          |               |
| AB11        | VTT_3         | 3          |               | VTT_3         | 3          |               |
| W12         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| Y12         | VTT_3         | 3          |               | VTT_3         | 3          |               |
| AC15        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AC16        | VTT_4         | 4          |               | VTT_4         | 4          |               |
| AD13        | VTT_4         | 4          |               | VTT_4         | 4          |               |

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M80      |            |               | LFSC/M115     |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AF40        | PL76A         | 6          |               | PL90A         | 6          |               |
| AG40        | PL76B         | 6          |               | PL90B         | 6          |               |
| AG36        | PL76C         | 6          |               | PL90C         | 6          |               |
| AH36        | PL76D         | 6          | DIFFR_6       | PL90D         | 6          | DIFFR_6       |
| AF39        | PL77A         | 6          |               | PL91A         | 6          |               |
| AG39        | PL77B         | 6          |               | PL91B         | 6          |               |
| AF29        | PL77C         | 6          |               | PL91C         | 6          |               |
| AG29        | PL77D         | 6          |               | PL91D         | 6          |               |
| AH42        | PL78A         | 6          |               | PL92A         | 6          |               |
| AG42        | PL78B         | 6          |               | PL92B         | 6          |               |
| AG35        | PL78C         | 6          |               | PL92C         | 6          |               |
| AH35        | PL78D         | 6          |               | PL92D         | 6          |               |
| AG41        | PL80A         | 6          |               | PL94A         | 6          |               |
| AH41        | PL80B         | 6          |               | PL94B         | 6          |               |
| AG34        | PL80C         | 6          |               | PL94C         | 6          |               |
| AH34        | PL80D         | 6          |               | PL94D         | 6          |               |
| AJ42        | PL81A         | 6          |               | PL96A         | 6          |               |
| AK42        | PL81B         | 6          |               | PL96B         | 6          |               |
| AG33        | PL81C         | 6          |               | PL96C         | 6          |               |
| AH33        | PL81D         | 6          |               | PL96D         | 6          |               |
| AJ41        | PL82A         | 6          |               | PL98A         | 6          |               |
| AK41        | PL82B         | 6          |               | PL98B         | 6          |               |
| AJ37        | PL82C         | 6          |               | PL98C         | 6          |               |
| AK37        | PL82D         | 6          |               | PL98D         | 6          |               |
| AJ40        | PL84A         | 6          |               | PL99A         | 6          |               |
| AK40        | PL84B         | 6          |               | PL99B         | 6          |               |
| AJ34        | PL84C         | 6          |               | PL99C         | 6          |               |
| AK34        | PL84D         | 6          |               | PL99D         | 6          |               |
| AJ38        | PL85A         | 6          |               | PL103A        | 6          |               |
| AK38        | PL85B         | 6          |               | PL103B        | 6          |               |
| AH32        | PL85C         | 6          |               | PL103C        | 6          |               |
| AJ32        | PL85D         | 6          |               | PL103D        | 6          |               |
| AL42        | PL86A         | 6          |               | PL104A        | 6          |               |
| AM42        | PL86B         | 6          |               | PL104B        | 6          |               |
| AK36        | PL86C         | 6          |               | PL104C        | 6          |               |
| AL36        | PL86D         | 6          |               | PL104D        | 6          |               |
| AL38        | PL89A         | 6          |               | PL107A        | 6          |               |
| AM38        | PL89B         | 6          |               | PL107B        | 6          |               |
| AJ33        | PL89C         | 6          |               | PL107C        | 6          |               |
| AK33        | PL89D         | 6          | VREF2_6       | PL107D        | 6          | VREF2_6       |
| AN42        | PL90A         | 6          |               | PL109A        | 6          |               |
| AP42        | PL90B         | 6          |               | PL109B        | 6          |               |
| AH31        | PL90C         | 6          |               | PL109C        | 6          |               |
| AJ31        | PL90D         | 6          |               | PL109D        | 6          |               |
| AN41        | PL91A         | 6          |               | PL112A        | 6          |               |

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M80      |            |               | LFSC/M115     |            |               |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
|             | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| BB12        | PB88B         | 4          |               | PB102B        | 4          |               |
| AM17        | PB88C         | 4          |               | PB102C        | 4          |               |
| AL17        | PB88D         | 4          |               | PB102D        | 4          |               |
| AW14        | PB89A         | 4          |               | PB103A        | 4          |               |
| AW13        | PB89B         | 4          |               | PB103B        | 4          |               |
| AP16        | PB89C         | 4          |               | PB103C        | 4          |               |
| AN16        | PB89D         | 4          |               | PB103D        | 4          |               |
| BA13        | PB91A         | 4          |               | PB105A        | 4          |               |
| BA12        | PB91B         | 4          |               | PB105B        | 4          |               |
| AU13        | PB91C         | 4          |               | PB105C        | 4          |               |
| AU12        | PB91D         | 4          |               | PB105D        | 4          |               |
| BB11        | PB92A         | 4          |               | PB106A        | 4          |               |
| BB10        | PB92B         | 4          |               | PB106B        | 4          |               |
| AP15        | PB92C         | 4          |               | PB106C        | 4          |               |
| AN15        | PB92D         | 4          |               | PB106D        | 4          |               |
| AV13        | PB93A         | 4          |               | PB107A        | 4          |               |
| AV12        | PB93B         | 4          |               | PB107B        | 4          |               |
| AT13        | PB93C         | 4          |               | PB107C        | 4          |               |
| AT12        | PB93D         | 4          |               | PB107D        | 4          |               |
| BA11        | PB95A         | 4          |               | PB109A        | 4          |               |
| BA10        | PB95B         | 4          |               | PB109B        | 4          |               |
| AR13        | PB95C         | 4          |               | PB109C        | 4          |               |
| AR12        | PB95D         | 4          |               | PB109D        | 4          |               |
| AY11        | PB96A         | 4          |               | PB110A        | 4          |               |
| AY10        | PB96B         | 4          |               | PB110B        | 4          |               |
| AP14        | PB96C         | 4          |               | PB110C        | 4          |               |
| AN14        | PB96D         | 4          |               | PB110D        | 4          |               |
| BB9         | PB97A         | 4          |               | PB111A        | 4          |               |
| BB8         | PB97B         | 4          |               | PB111B        | 4          |               |
| AU11        | PB97C         | 4          |               | PB111C        | 4          |               |
| AU10        | PB97D         | 4          |               | PB111D        | 4          |               |
| AW11        | PB99A         | 4          |               | PB113A        | 4          |               |
| AW10        | PB99B         | 4          |               | PB113B        | 4          |               |
| AJ16        | PB99C         | 4          |               | PB113C        | 4          |               |
| AJ17        | PB99D         | 4          |               | PB113D        | 4          |               |
| BA9         | PB100A        | 4          |               | PB114A        | 4          |               |
| BA8         | PB100B        | 4          |               | PB114B        | 4          |               |
| AM15        | PB100C        | 4          |               | PB114C        | 4          |               |
| AL15        | PB100D        | 4          |               | PB114D        | 4          |               |
| AV11        | PB101A        | 4          |               | PB115A        | 4          |               |
| AV10        | PB101B        | 4          |               | PB115B        | 4          |               |
| AP13        | PB101C        | 4          |               | PB115C        | 4          |               |
| AP12        | PB101D        | 4          |               | PB115D        | 4          |               |
| BB7         | PB103A        | 4          |               | PB117A        | 4          |               |
| BB6         | PB103B        | 4          |               | PB117B        | 4          |               |

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M80      |            |                             | LFSC/M115     |            |                             |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
|             | Ball Function | VCCIO Bank | Dual Function               | Ball Function | VCCIO Bank | Dual Function               |
| AP8         | PB117D        | 4          |                             | PB131D        | 4          |                             |
| AY3         | PB119A        | 4          |                             | PB133A        | 4          |                             |
| AW3         | PB119B        | 4          |                             | PB133B        | 4          |                             |
| AR6         | PB119C        | 4          |                             | PB133C        | 4          |                             |
| AR5         | PB119D        | 4          |                             | PB133D        | 4          |                             |
| AU5         | PB120A        | 4          |                             | PB134A        | 4          |                             |
| AV5         | PB120B        | 4          |                             | PB134B        | 4          |                             |
| AL12        | PB120C        | 4          |                             | PB134C        | 4          |                             |
| AL11        | PB120D        | 4          |                             | PB134D        | 4          |                             |
| AV3         | PB121A        | 4          |                             | PB135A        | 4          |                             |
| AV4         | PB121B        | 4          |                             | PB135B        | 4          |                             |
| AN9         | PB121C        | 4          |                             | PB135C        | 4          |                             |
| AN8         | PB121D        | 4          |                             | PB135D        | 4          |                             |
| AW1         | PB123A        | 4          |                             | PB138A        | 4          |                             |
| AY1         | PB123B        | 4          |                             | PB138B        | 4          |                             |
| AK14        | PB123C        | 4          | VREF1_4                     | PB138C        | 4          | VREF1_4                     |
| AK13        | PB123D        | 4          |                             | PB138D        | 4          |                             |
| AV2         | PB124A        | 4          | LRC_DLLT_IN_C/LRC_DLLT_FB_D | PB139A        | 4          | LRC_DLLT_IN_C/LRC_DLLT_FB_D |
| AW2         | PB124B        | 4          | LRC_DLLC_IN_C/LRC_DLLC_FB_D | PB139B        | 4          | LRC_DLLC_IN_C/LRC_DLLC_FB_D |
| AM10        | PB124C        | 4          |                             | PB139C        | 4          |                             |
| AM9         | PB124D        | 4          |                             | PB139D        | 4          |                             |
| AV1         | PB125A        | 4          | LRC_PLLT_IN_A/LRC_PLLT_FB_B | PB141A        | 4          | LRC_PLLT_IN_A/LRC_PLLT_FB_B |
| AU1         | PB125B        | 4          | LRC_PLLC_IN_A/LRC_PLLC_FB_B | PB141B        | 4          | LRC_PLLC_IN_A/LRC_PLLC_FB_B |
| AL10        | PB125C        | 4          | LRC_DLLT_IN_D/LRC_DLLT_FB_C | PB141C        | 4          | LRC_DLLT_IN_D/LRC_DLLT_FB_C |
| AL9         | PB125D        | 4          | LRC_DLLC_IN_D/LRC_DLLC_FB_C | PB141D        | 4          | LRC_DLLC_IN_D/LRC_DLLC_FB_C |
| AT3         | PROBE_VCC     | -          |                             | PROBE_VCC     | -          |                             |
| AU2         | PROBE_GND     | -          |                             | PROBE_GND     | -          |                             |
| AP7         | PR95D         | 3          | LRC_PLLC_IN_B/LRC_PLLC_FB_A | PR117D        | 3          | LRC_PLLC_IN_B/LRC_PLLC_FB_A |
| AN7         | PR95C         | 3          | LRC_PLLT_IN_B/LRC_PLLT_FB_A | PR117C        | 3          | LRC_PLLT_IN_B/LRC_PLLT_FB_A |
| AR3         | PR95B         | 3          | LRC_DLLC_IN_F/LRC_DLLC_FB_E | PR117B        | 3          | LRC_DLLC_IN_F/LRC_DLLC_FB_E |
| AR4         | PR95A         | 3          | LRC_DLLT_IN_F/LRC_DLLT_FB_E | PR117A        | 3          | LRC_DLLT_IN_F/LRC_DLLT_FB_E |
| AP6         | PR94D         | 3          |                             | PR116D        | 3          |                             |
| AN6         | PR94C         | 3          |                             | PR116C        | 3          |                             |
| AT2         | PR94B         | 3          |                             | PR116B        | 3          |                             |
| AR2         | PR94A         | 3          |                             | PR116A        | 3          |                             |
| AM6         | PR93D         | 3          | LRC_DLLC_IN_E/LRC_DLLC_FB_F | PR115D        | 3          | LRC_DLLC_IN_E/LRC_DLLC_FB_F |
| AL6         | PR93C         | 3          | LRC_DLLT_IN_E/LRC_DLLT_FB_F | PR115C        | 3          | LRC_DLLT_IN_E/LRC_DLLT_FB_F |
| AP5         | PR93B         | 3          |                             | PR115B        | 3          |                             |
| AN5         | PR93A         | 3          |                             | PR115A        | 3          |                             |
| AL8         | PR91D         | 3          |                             | PR112D        | 3          |                             |
| AK8         | PR91C         | 3          |                             | PR112C        | 3          |                             |
| AP2         | PR91B         | 3          |                             | PR112B        | 3          |                             |
| AN2         | PR91A         | 3          |                             | PR112A        | 3          |                             |
| AJ12        | PR90D         | 3          |                             | PR109D        | 3          |                             |
| AH12        | PR90C         | 3          |                             | PR109C        | 3          |                             |

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)**

| Ball Number | LFSC/M80      |            |                         | LFSC/M115     |            |                         |
|-------------|---------------|------------|-------------------------|---------------|------------|-------------------------|
|             | Ball Function | VCCIO Bank | Dual Function           | Ball Function | VCCIO Bank | Dual Function           |
| B22         | PT61B         | 1          | A3/MPI_ADDR17           | PT69B         | 1          | A3/MPI_ADDR17           |
| B23         | PT61A         | 1          | A4/MPI_ADDR18           | PT69A         | 1          | A4/MPI_ADDR18           |
| K23         | PT60D         | 1          | D25/PCLKC1_5/MPI_DATA25 | PT66D         | 1          | D25/PCLKC1_5/MPI_DATA25 |
| J23         | PT60C         | 1          | D26/PCLKT1_5/MPI_DATA26 | PT66C         | 1          | D26/PCLKT1_5/MPI_DATA26 |
| D22         | PT60B         | 1          | A5/MPI_ADDR19           | PT66B         | 1          | A5/MPI_ADDR19           |
| E22         | PT60A         | 1          | A6/MPI_ADDR20           | PT66A         | 1          | A6/MPI_ADDR20           |
| K22         | PT59D         | 1          | D27/MPI_DATA27          | PT63D         | 1          | D27/MPI_DATA27          |
| J22         | PT59C         | 1          | VREF1_1                 | PT63C         | 1          | VREF1_1                 |
| D23         | PT59B         | 1          | A7/MPI_ADDR21           | PT63B         | 1          | A7/MPI_ADDR21           |
| C23         | PT59A         | 1          | A8/MPI_ADDR22           | PT63A         | 1          | A8/MPI_ADDR22           |
| L23         | PT57D         | 1          | D28/PCLKC1_6/MPI_DATA28 | PT61D         | 1          | D28/PCLKC1_6/MPI_DATA28 |
| M23         | PT57C         | 1          | D29/PCLKT1_6/MPI_DATA29 | PT61C         | 1          | D29/PCLKT1_6/MPI_DATA29 |
| A24         | PT57B         | 1          | A9/MPI_ADDR23           | PT61B         | 1          | A9/MPI_ADDR23           |
| B24         | PT57A         | 1          | A10/MPI_ADDR24          | PT61A         | 1          | A10/MPI_ADDR24          |
| K25         | PT56D         | 1          | D30/PCLKC1_7/MPI_DATA30 | PT58D         | 1          | D30/PCLKC1_7/MPI_DATA30 |
| J25         | PT56C         | 1          | D31/PCLKT1_7/MPI_DATA31 | PT58C         | 1          | D31/PCLKT1_7/MPI_DATA31 |
| F23         | PT56B         | 1          | A11/MPI_ADDR25          | PT58B         | 1          | A11/MPI_ADDR25          |
| F22         | PT56A         | 1          | A12/MPI_ADDR26          | PT58A         | 1          | A12/MPI_ADDR26          |
| J26         | PT55D         | 1          | D11/MPI_DATA11          | PT57D         | 1          | D11/MPI_DATA11          |
| K26         | PT55C         | 1          | D12/MPI_DATA12          | PT57C         | 1          | D12/MPI_DATA12          |
| E23         | PT55B         | 1          | A13/MPI_ADDR27          | PT57B         | 1          | A13/MPI_ADDR27          |
| E24         | PT55A         | 1          | A14/MPI_ADDR28          | PT57A         | 1          | A14/MPI_ADDR28          |
| G23         | PT53D         | 1          | A16/MPI_ADDR30          | PT55D         | 1          | A16/MPI_ADDR30          |
| G24         | PT53C         | 1          | D13/MPI_DATA13          | PT55C         | 1          | D13/MPI_DATA13          |
| F26         | PT53B         | 1          | A15/MPI_ADDR29          | PT55B         | 1          | A15/MPI_ADDR29          |
| F27         | PT53A         | 1          | A17/MPI_ADDR31          | PT55A         | 1          | A17/MPI_ADDR31          |
| H25         | PT52D         | 1          | A19/MPI_TSI21           | PT54D         | 1          | A19/MPI_TSI21           |
| H24         | PT52C         | 1          | A20/MPI_BDIP            | PT54C         | 1          | A20/MPI_BDIP            |
| C25         | PT52B         | 1          | A18/MPI_TSI20           | PT54B         | 1          | A18/MPI_TSI20           |
| C26         | PT52A         | 1          | MPI_TEA                 | PT54A         | 1          | MPI_TEA                 |
| K24         | PT51D         | 1          | D14/MPI_DATA14          | PT51D         | 1          | D14/MPI_DATA14          |
| J24         | PT51C         | 1          | DP1/MPI_PAR1            | PT51C         | 1          | DP1/MPI_PAR1            |
| F24         | PT51B         | 1          | A21/MPI_BURST           | PT51B         | 1          | A21/MPI_BURST           |
| F25         | PT51A         | 1          | D15/MPI_DATA15          | PT51A         | 1          | D15/MPI_DATA15          |
| L26         | D_REFCLKP_L   | -          |                         | D_REFCLKP_L   | -          |                         |
| M26         | D_REFCLKN_L   | -          |                         | D_REFCLKN_L   | -          |                         |
| G27         | VCC12         | -          |                         | VCC12         | -          |                         |
| C29         | D_VDDIB3_L    | -          |                         | D_VDDIB3_L    | -          |                         |
| F28         | VCC12         | -          |                         | VCC12         | -          |                         |
| D26         | D_HDINP3_L    | -          | PCS 363 CH 3 IN P       | D_HDINP3_L    | -          | PCS 363 CH 3 IN P       |
| E26         | D_HDINN3_L    | -          | PCS 363 CH 3 IN N       | D_HDINN3_L    | -          | PCS 363 CH 3 IN N       |
| B25         | D_HDOUTP3_L   | -          | PCS 363 CH 3 OUT P      | D_HDOUTP3_L   | -          | PCS 363 CH 3 OUT P      |
| D24         | VCC12         | -          |                         | VCC12         | -          |                         |
| A25         | D_HDOUTN3_L   | -          | PCS 363 CH 3 OUT N      | D_HDOUTN3_L   | -          | PCS 363 CH 3 OUT N      |
| E25         | D_VDDOB3_L    | -          |                         | D_VDDOB3_L    | -          |                         |

**Lead-Free Packaging****Commercial**

| Part Number        | Grade | Package         | Balls | Temp. | LUTs (K) |
|--------------------|-------|-----------------|-------|-------|----------|
| LFSC3GA15E-7FN256C | -7    | Lead-Free fpBGA | 256   | COM   | 15.2     |
| LFSC3GA15E-6FN256C | -6    | Lead-Free fpBGA | 256   | COM   | 15.2     |
| LFSC3GA15E-5FN256C | -5    | Lead-Free fpBGA | 256   | COM   | 15.2     |
| LFSC3GA15E-7FN900C | -7    | Lead-Free fpBGA | 900   | COM   | 15.2     |
| LFSC3GA15E-6FN900C | -6    | Lead-Free fpBGA | 900   | COM   | 15.2     |
| LFSC3GA15E-5FN900C | -5    | Lead-Free fpBGA | 900   | COM   | 15.2     |

| Part Number           | Grade | Package         | Balls | Temp. | LUTs (K) |
|-----------------------|-------|-----------------|-------|-------|----------|
| LFSCM3GA15EP1-7FN256C | -7    | Lead-Free fpBGA | 256   | COM   | 15.2     |
| LFSCM3GA15EP1-6FN256C | -6    | Lead-Free fpBGA | 256   | COM   | 15.2     |
| LFSCM3GA15EP1-5FN256C | -5    | Lead-Free fpBGA | 256   | COM   | 15.2     |
| LFSCM3GA15EP1-7FN900C | -7    | Lead-Free fpBGA | 900   | COM   | 15.2     |
| LFSCM3GA15EP1-6FN900C | -6    | Lead-Free fpBGA | 900   | COM   | 15.2     |
| LFSCM3GA15EP1-5FN900C | -5    | Lead-Free fpBGA | 900   | COM   | 15.2     |

| Part Number                       | Grade | Package                            | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSC3GA25E-7FN900C                | -7    | Lead-Free fpBGA                    | 900   | COM   | 25.4     |
| LFSC3GA25E-6FN900C                | -6    | Lead-Free fpBGA                    | 900   | COM   | 25.4     |
| LFSC3GA25E-5FN900C                | -5    | Lead-Free fpBGA                    | 900   | COM   | 25.4     |
| LFSC3GA25E-7FFN1020C <sup>1</sup> | -7    | Lead-Free Organic fcBGA            | 1020  | COM   | 25.4     |
| LFSC3GA25E-6FFN1020C <sup>1</sup> | -6    | Lead-Free Organic fcBGA            | 1020  | COM   | 25.4     |
| LFSC3GA25E-5FFN1020C <sup>1</sup> | -5    | Lead-Free Organic fcBGA            | 1020  | COM   | 25.4     |
| LFSC3GA25E-7FFAN1020C             | -7    | Lead-Free Organic fcBGA Revision 2 | 1020  | COM   | 25.4     |
| LFSC3GA25E-6FFAN1020C             | -6    | Lead-Free Organic fcBGA Revision 2 | 1020  | COM   | 25.4     |
| LFSC3GA25E-5FFAN1020C             | -5    | Lead-Free Organic fcBGA Revision 2 | 1020  | COM   | 25.4     |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).

| Part Number                          | Grade | Package                            | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSCM3GA25EP1-7FN900C                | -7    | Lead-Free fpBGA                    | 900   | COM   | 25.4     |
| LFSCM3GA25EP1-6FN900C                | -6    | Lead-Free fpBGA                    | 900   | COM   | 25.4     |
| LFSCM3GA25EP1-5FN900C                | -5    | Lead-Free fpBGA                    | 900   | COM   | 25.4     |
| LFSCM3GA25EP1-7FFN1020C <sup>1</sup> | -7    | Lead-Free Organic fcBGA            | 1020  | COM   | 25.4     |
| LFSCM3GA25EP1-6FFN1020C <sup>1</sup> | -6    | Lead-Free Organic fcBGA            | 1020  | COM   | 25.4     |
| LFSCM3GA25EP1-5FFN1020C <sup>1</sup> | -5    | Lead-Free Organic fcBGA            | 1020  | COM   | 25.4     |
| LFSCM3GA25EP1-7FFAN1020C             | -7    | Lead-Free Organic fcBGA Revision 2 | 1020  | COM   | 25.4     |
| LFSCM3GA25EP1-6FFAN1020C             | -6    | Lead-Free Organic fcBGA Revision 2 | 1020  | COM   | 25.4     |
| LFSCM3GA25EP1-5FFAN1020C             | -5    | Lead-Free Organic fcBGA Revision 2 | 1020  | COM   | 25.4     |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).

## Commercial, Cont.

| Part Number                       | Grade | Package                 | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA80E-7FCN1152C <sup>1</sup> | -7    | Lead-Free Ceramic fcBGA | 1152  | COM   | 80.1     |
| LFSC3GA80E-6FCN1152C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1152  | COM   | 80.1     |
| LFSC3GA80E-5FCN1152C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1152  | COM   | 80.1     |
| LFSC3GA80E-7FFN1152C              | -7    | Lead-Free Organic fcBGA | 1152  | COM   | 80.1     |
| LFSC3GA80E-6FFN1152C              | -6    | Lead-Free Organic fcBGA | 1152  | COM   | 80.1     |
| LFSC3GA80E-5FFN1152C              | -5    | Lead-Free Organic fcBGA | 1152  | COM   | 80.1     |
| LFSC3GA80E-7FCN1704C <sup>1</sup> | -7    | Lead-Free Ceramic fcBGA | 1704  | COM   | 80.1     |
| LFSC3GA80E-6FCN1704C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1704  | COM   | 80.1     |
| LFSC3GA80E-5FCN1704C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1704  | COM   | 80.1     |
| LFSC3GA80E-7FFN1704C              | -7    | Lead-Free Organic fcBGA | 1704  | COM   | 80.1     |
| LFSC3GA80E-6FFN1704C              | -6    | Lead-Free Organic fcBGA | 1704  | COM   | 80.1     |
| LFSC3GA80E-5FFN1704C              | -5    | Lead-Free Organic fcBGA | 1704  | COM   | 80.1     |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number                          | Grade | Package                 | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSCM3GA80EP1-7FCN1152C <sup>1</sup> | -7    | Lead-Free Ceramic fcBGA | 1152  | COM   | 80.1     |
| LFSCM3GA80EP1-6FCN1152C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1152  | COM   | 80.1     |
| LFSCM3GA80EP1-5FCN1152C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1152  | COM   | 80.1     |
| LFSCM3GA80EP1-7FFN1152C              | -7    | Lead-Free Organic fcBGA | 1152  | COM   | 80.1     |
| LFSCM3GA80EP1-6FFN1152C              | -6    | Lead-Free Organic fcBGA | 1152  | COM   | 80.1     |
| LFSCM3GA80EP1-5FFN1152C              | -5    | Lead-Free Organic fcBGA | 1152  | COM   | 80.1     |
| LFSCM3GA80EP1-7FCN1704C <sup>1</sup> | -7    | Lead-Free Ceramic fcBGA | 1704  | COM   | 80.1     |
| LFSCM3GA80EP1-6FCN1704C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1704  | COM   | 80.1     |
| LFSCM3GA80EP1-5FCN1704C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1704  | COM   | 80.1     |
| LFSCM3GA80EP1-7FFN1704C              | -7    | Lead-Free Organic fcBGA | 1704  | COM   | 80.1     |
| LFSCM3GA80EP1-6FFN1704C              | -6    | Lead-Free Organic fcBGA | 1704  | COM   | 80.1     |
| LFSCM3GA80EP1-5FFN1704C              | -5    | Lead-Free Organic fcBGA | 1704  | COM   | 80.1     |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number                        | Grade | Package                 | Balls | Temp. | LUTs (K) |
|------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSC3GA115E-6FCN1152C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1152  | COM   | 115.2    |
| LFSC3GA115E-5FCN1152C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1152  | COM   | 115.2    |
| LFSC3GA115E-6FFN1152C              | -6    | Lead-Free Organic fcBGA | 1152  | COM   | 115.2    |
| LFSC3GA115E-5FFN1152C              | -5    | Lead-Free Organic fcBGA | 1152  | COM   | 115.2    |
| LFSC3GA115E-6FCN1704C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1704  | COM   | 115.2    |
| LFSC3GA115E-5FCN1704C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1704  | COM   | 115.2    |
| LFSC3GA115E-6FFN1704C              | -6    | Lead-Free Organic fcBGA | 1704  | COM   | 115.2    |
| LFSC3GA115E-5FFN1704C              | -5    | Lead-Free Organic fcBGA | 1704  | COM   | 115.2    |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

---

**Commercial, Cont.**

| Part Number                           | Grade | Package                 | Balls | Temp. | LUTs (K) |
|---------------------------------------|-------|-------------------------|-------|-------|----------|
| LFSCM3GA115EP1-6FCN1152C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-5FCN1152C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-6FFN1152C              | -6    | Lead-Free Organic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-5FFN1152C              | -5    | Lead-Free Organic fcBGA | 1152  | COM   | 115.2    |
| LFSCM3GA115EP1-6FCN1704C <sup>1</sup> | -6    | Lead-Free Ceramic fcBGA | 1704  | COM   | 115.2    |
| LFSCM3GA115EP1-5FCN1704C <sup>1</sup> | -5    | Lead-Free Ceramic fcBGA | 1704  | COM   | 115.2    |
| LFSCM3GA115EP1-6FFN1704C              | -6    | Lead-Free Organic fcBGA | 1704  | COM   | 115.2    |
| LFSCM3GA115EP1-5FFN1704C              | -5    | Lead-Free Organic fcBGA | 1704  | COM   | 115.2    |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

**Industrial**

| Part Number        | Grade | Package         | Balls | Temp. | LUTs (K) |
|--------------------|-------|-----------------|-------|-------|----------|
| LFSC3GA15E-6FN256I | -6    | Lead-Free fpBGA | 256   | IND   | 15.2     |
| LFSC3GA15E-5FN256I | -5    | Lead-Free fpBGA | 256   | IND   | 15.2     |
| LFSC3GA15E-6FN900I | -6    | Lead-Free fpBGA | 900   | IND   | 15.2     |
| LFSC3GA15E-5FN900I | -5    | Lead-Free fpBGA | 900   | IND   | 15.2     |

| Part Number           | Grade | Package         | Balls | Temp. | LUTs (K) |
|-----------------------|-------|-----------------|-------|-------|----------|
| LFSCM3GA15EP1-6FN256I | -6    | Lead-Free fpBGA | 256   | IND   | 15.2     |
| LFSCM3GA15EP1-5FN256I | -5    | Lead-Free fpBGA | 256   | IND   | 15.2     |
| LFSCM3GA15EP1-6FN900I | -6    | Lead-Free fpBGA | 900   | IND   | 15.2     |
| LFSCM3GA15EP1-5FN900I | -5    | Lead-Free fpBGA | 900   | IND   | 15.2     |

| Part Number                       | Grade | Package                            | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSC3GA25E-6FN900I                | -6    | Lead-Free fpBGA                    | 900   | IND   | 25.4     |
| LFSC3GA25E-5FN900I                | -5    | Lead-Free fpBGA                    | 900   | IND   | 25.4     |
| LFSC3GA25E-6FFN1020I <sup>1</sup> | -6    | Lead-Free Organic fcBGA            | 1020  | IND   | 25.4     |
| LFSC3GA25E-5FFN1020I <sup>1</sup> | -5    | Lead-Free Organic fcBGA            | 1020  | IND   | 25.4     |
| LFSC3GA25E-6FFAN1020I             | -6    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 25.4     |
| LFSC3GA25E-5FFAN1020I             | -5    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 25.4     |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).

| Part Number                          | Grade | Package                            | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSCM3GA25EP1-6FN900I                | -6    | Lead-Free fpBGA                    | 900   | IND   | 25.4     |
| LFSCM3GA25EP1-5FN900I                | -5    | Lead-Free fpBGA                    | 900   | IND   | 25.4     |
| LFSCM3GA25EP1-6FFN1020I <sup>1</sup> | -6    | Lead-Free Organic fcBGA            | 1020  | IND   | 25.4     |
| LFSCM3GA25EP1-5FFN1020I <sup>1</sup> | -5    | Lead-Free Organic fcBGA            | 1020  | IND   | 25.4     |
| LFSCM3GA25EP1-6FFAN1020I             | -6    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 25.4     |
| LFSCM3GA25EP1-5FFAN1020I             | -5    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 25.4     |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).

| Part Number                       | Grade | Package                            | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|------------------------------------|-------|-------|----------|
| LFSC3GA40E-6FFN1020I <sup>1</sup> | -6    | Lead-Free Organic fcBGA            | 1020  | IND   | 40.4     |
| LFSC3GA40E-5FFN1020I <sup>1</sup> | -5    | Lead-Free Organic fcBGA            | 1020  | IND   | 40.4     |
| LFSC3GA40E-6FFAN1020I             | -6    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 40.4     |
| LFSC3GA40E-5FFAN1020I             | -5    | Lead-Free Organic fcBGA Revision 2 | 1020  | IND   | 40.4     |
| LFSC3GA40E-6FCN1152I <sup>2</sup> | -6    | Lead-Free Ceramic fcBGA            | 1152  | IND   | 40.4     |
| LFSC3GA40E-5FCN1152I <sup>2</sup> | -5    | Lead-Free Ceramic fcBGA            | 1152  | IND   | 40.4     |
| LFSC3GA40E-6FFN1152I              | -6    | Lead-Free Organic fcBGA            | 1152  | IND   | 40.4     |
| LFSC3GA40E-5FFN1152I              | -5    | Lead-Free Organic fcBGA            | 1152  | IND   | 40.4     |

1. Converted to organic flip-chip BGA package revision 2 per [PCN #02A-10](#).

2. Converted to organic flip-chip BGA package per [PCN #01A-10](#).