

Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding **Embedded - FPGAs (Field Programmable Gate Array)**

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.


Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 20000 |
| Number of Logic Elements/Cells | 80000 |
| Total RAM Bits | 5816320 |
| Number of I/O | 660 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1152-BBGA, FCBGA |
| Supplier Device Package | 1152-FCBGA (35x35) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga80e-5ff1152c |

Figure 2-6. Per Quadrant Clock Selection



Note: GND is available to switch off the network.

Secondary Clocks

In addition to the primary clock network and edge clocks the LatticeSC devices also contain a secondary clock network. Built of X6 style routing elements this secondary clock network is ideal for routing slower speed clock and control signals throughout the device preserving high-speed clock networks for the most timing critical signals.

Edge Clocks

LatticeSC devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are eight edge clocks per bank for the top and bottom of the device. The left and right sides have eight edge clocks per side for both banks located on that side. Figure 2-7 shows the arrangement of edge clocks.

Edge clock resources can be driven from a variety of sources. Edge clock resources can be driven from:

- Edge clock PIOs in the same bank
- Primary clock PIOs in the same bank
- Routing
- Adjacent PLLs and DLLs
- ELSR output from the clock divider

Table 2-6. Input/Output/Tristate Gearing Resource Rules

| PIO | Input/Output Logic | | | Tri-State/Bidi | |
|-----|--------------------|--------------|--------------|----------------|-------|
| | x1 | x2 | x4 | x1 | x2/x4 |
| A | ? | ? | ? | ? | N/A |
| B | ? | No I/O Logic | No I/O Logic | ? | N/A |
| C | ? | ? | No I/O Logic | ? | N/A |
| D | ? | No I/O Logic | No I/O Logic | ? | N/A |

Note: Pin can still be used without I/O logic.


Control Logic Block

The control logic block allows the modification of control signals selected by the routing before they are used in the PIO. It can optionally invert all signals passing through it except the Global Set/Reset. Global Set/Reset can be enabled or disabled. It can route either the edge clock or the clock to the high-speed clock nets. The clock provided to the PIO by routing is used as the slow-speed clocks. In addition this block contains delays that can be inserted in the clock nets to enable Lattice’s unique cycle boosting capability.

Update Block

The update block is used to generate the POS update and NEG update signals used by the DDR/Shift register blocks within the PIO. Note the update block is only required in shift modes. This is required in order to do the high speed to low speed handoff. One of these update signals is also selected and output from the PIC as the signal UPDATE. It consists of a shift chain that operates off either the high-speed input or output clock. The values of each register in the chain are set or reset depending on the desired mode of operation. The set/reset signal is generated from either the edge reset ELSR or the local reset LSR. These signals are optionally inverted by the Control Logic Block and provided to the update block as ELSRUP and LSRUP. The Lattice design tools automatically configure and connect the update block when one of the DDR or shift register primitives is used.

Figure 2-25. Update Block



PURESPEED I/O Buffer

Each I/O is associated with a flexible buffer referred to as PURESPEED I/O buffer. These buffers are arranged around the periphery of the device in seven groups referred to as Banks. The PURESPEED I/O buffers allow users to implement the wide variety of standards that are found in today’s systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL. The availability of programmable on-chip termination for both input and output use, further enhances the utility of these buffers.

LVPECL

The LatticeSC devices support differential LVPECL standard. This standard is emulated using controlled impedance complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3-3 is one possible solution for point-to-point signals.

Figure 3-3. Differential LVPECL




Table 3-3. LVPECL DC Conditions¹

Over Recommended Operating Conditions

| Symbol | Description | Nominal | Units |
|-------------------|-----------------------------|---------|-------|
| Z _{OUT} | Output impedance | 16 | ohm |
| R _S | Driver series resistor | 85 | ohm |
| R _P | Driver parallel resistor | 150 | ohm |
| R _T | Receiver termination | 100 | ohm |
| V _{OH} | Output high voltage | 2.03 | V |
| V _{OL} | Output low voltage | 1.27 | V |
| V _{OD} | Output differential voltage | 0.76 | V |
| V _{CM} | Output common mode voltage | 1.65 | V |
| Z _{BACK} | Back impedance | 86 | ohm |
| I _{DC} | DC output current | 12.6 | mA |

1. For input buffer, see LVDS table.

For further information on LVPECL, BLVDS, MLVDS and other differential interfaces please see details of additional technical documentation at the end of this data sheet.

On-die Differential Common Mode Termination

| Symbol | Description | Min. | Typ. | Max. | Units |
|------------------|-------------------------------------|------|------|------|-------|
| C _{CMT} | Capacitance V _{CMT} to GND | — | 40 | — | pF |

LatticeSC/M Family Timing Adders (Continued)

Over Recommended Operating Conditions at VCC = 1.2V +/- 5%

| Buffer Type | Description | -7 | | -6 | | -5 | | Units |
|-------------------------|-------------------------------|--------|--------|--------|--------|--------|--------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| GTLPLUS15 | GTLPLUS15 | -0.013 | -0.017 | 0.012 | 0.004 | 0.037 | 0.024 | ns |
| GTL12 | GTL12 | -0.063 | -0.071 | -0.007 | -0.048 | 0.056 | -0.032 | ns |
| Output Adjusters | | | | | | | | |
| LVDS | LVDS | 0.708 | 0.854 | 0.856 | 1.021 | 1.005 | 1.189 | ns |
| RSDS | RSDS | 0.708 | 0.854 | 0.856 | 1.021 | 1.005 | 1.189 | ns |
| BLVDS25 | BLVDS | -0.129 | 0.05 | -0.136 | 0.069 | -0.136 | 0.083 | ns |
| MLVDS25 | MLVDS | -0.059 | 0.059 | -0.057 | 0.096 | -0.054 | 0.133 | ns |
| LVPECL33 | LVPECL | -0.334 | -0.181 | -0.325 | -1.389 | -0.315 | -2.598 | ns |
| HSTL18_I | HSTL_18 class I | 0.132 | 0.209 | 0.153 | 0.24 | 0.175 | 0.272 | ns |
| HSTL18_II | HSTL_18 class II | 0.24 | 0.176 | 0.268 | 0.255 | 0.298 | 0.333 | ns |
| HSTL18D_I | Differential HSTL 18 class I | 0.132 | 0.209 | 0.153 | 0.24 | 0.175 | 0.272 | ns |
| HSTL18D_II | Differential HSTL 18 class II | 0.24 | 0.176 | 0.268 | 0.255 | 0.298 | 0.333 | ns |
| HSTL15_I | HSTL_15 class I | 0.096 | 0.172 | 0.112 | 0.198 | 0.129 | 0.224 | ns |
| HSTL15_II | HSTL_15 class II | 0.208 | 0.131 | 0.233 | 0.203 | 0.259 | 0.275 | ns |
| HSTL15D_I | Differential HSTL 15 class I | 0.096 | 0.172 | 0.112 | 0.198 | 0.129 | 0.224 | ns |
| HSTL15D_II | Differential HSTL 15 class II | 0.208 | 0.131 | 0.233 | 0.203 | 0.259 | 0.275 | ns |
| SSTL33_I | SSTL_3 class I | 0.133 | 0.177 | 0.11 | 0.166 | 0.088 | 0.154 | ns |
| SSTL33_II | SSTL_3 class II | 0.173 | 0.247 | 0.164 | 0.253 | 0.156 | 0.258 | ns |
| SSTL33D_I | Differential SSTL_3 class I | 0.133 | 0.177 | 0.11 | 0.166 | 0.088 | 0.154 | ns |
| SSTL33D_II | Differential SSTL_3 class II | 0.173 | 0.247 | 0.164 | 0.253 | 0.156 | 0.258 | ns |
| SSTL25_I | SSTL_2 class I | 0.215 | 0.125 | 0.239 | 0.228 | 0.264 | 0.331 | ns |
| SSTL25_II | SSTL_2 class II | 0.277 | 0.181 | 0.311 | 0.284 | 0.345 | 0.387 | ns |
| SSTL25D_I | Differential SSTL_2 class I | 0.215 | 0.125 | 0.239 | 0.228 | 0.264 | 0.331 | ns |
| SSTL25D_II | Differential SSTL_2 class II | 0.277 | 0.181 | 0.311 | 0.284 | 0.345 | 0.387 | ns |
| SSTL18_I | SSTL_2 class I | 0.16 | 0.081 | 0.179 | 0.173 | 0.199 | 0.265 | ns |
| SSTL18_II | SSTL_2 class II | 0.238 | 0.15 | 0.263 | 0.244 | 0.295 | 0.338 | ns |
| SSTL18D_I | Differential SSTL_2 class I | 0.16 | 0.081 | 0.179 | 0.173 | 0.199 | 0.265 | ns |
| SSTL18D_II | Differential SSTL_2 class II | 0.238 | 0.15 | 0.263 | 0.244 | 0.295 | 0.338 | ns |
| LVTTTL33_8mA | LVTTTL 8mA drive | -0.346 | -0.165 | -0.496 | -0.296 | -0.646 | -0.428 | ns |
| LVTTTL33_16mA | LVTTTL 16mA drive | -0.11 | -0.18 | -0.218 | -0.32 | -0.325 | -0.46 | ns |
| LVTTTL33_24mA | LVTTTL 24mA drive | -0.012 | -0.18 | -0.099 | -0.321 | -0.185 | -0.463 | ns |
| LVC MOS33_8mA | LVC MOS 3.3 8mA drive | -0.346 | -0.165 | -0.496 | -0.296 | -0.646 | -0.428 | ns |
| LVC MOS33_16mA | LVC MOS 3.3 16mA drive | -0.11 | -0.18 | -0.218 | -0.32 | -0.325 | -0.46 | ns |
| LVC MOS33_24mA | LVC MOS 3.3 24mA drive | -0.012 | -0.18 | -0.099 | -0.321 | -0.185 | -0.463 | ns |
| LVC MOS25_4mA | LVC MOS 2.5 4mA drive | -0.174 | 0.004 | -0.195 | 0.002 | -0.215 | 0 | ns |
| LVC MOS25_8mA | LVC MOS 2.5 8mA drive | 0 | 0 | 0 | 0 | 0 | 0 | ns |
| LVC MOS25_12mA | LVC MOS 2.5 12mA drive | 0.094 | -0.025 | 0.107 | 0.096 | 0.12 | 0.216 | ns |
| LVC MOS25_16mA | LVC MOS 2.5 16mA drive | 0.145 | -0.054 | 0.162 | 0.063 | 0.181 | 0.179 | ns |
| LVC MOS25_OD | LVC MOS 2.5 open drain | 0.073 | -0.125 | 0.081 | -0.081 | 0.091 | -0.09 | ns |
| LVC MOS18_4mA | LVC MOS 1.8 4mA drive | -0.278 | -0.099 | -0.312 | -0.115 | -0.345 | -0.131 | ns |
| LVC MOS18_8mA | LVC MOS 1.8 8mA drive | -0.073 | -0.078 | -0.078 | -0.084 | -0.083 | -0.089 | ns |

LatticeSC/M Internal Timing Parameters¹

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

| Parameter | Symbol | Description | -7 | | -6 | | -5 | | Units |
|---------------------------------------|------------|--|--------|-------|--------|-------|--------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| PFU Logic Mode Timing | | | | | | | | | |
| t _{LUT4_PFU} | CTOF_DEL | LUT4 delay (A to D inputs to F output) | — | 0.045 | — | 0.050 | — | 0.054 | ns |
| t _{LUT5_PFU} | MTOOFX_DEL | LUT5 delay (inputs to output) | — | 0.152 | — | 0.172 | — | 0.192 | ns |
| t _{LSR_PFU} | LSR_DEL | Set/Reset to output (asynchronous) | — | 0.378 | — | 0.426 | — | 0.474 | ns |
| t _{SUM_PFU} | M_SET | Clock to Mux (M0,M1) input setup time | 0.113 | — | 0.131 | — | 0.148 | — | ns |
| t _{HM_PFU} | M_HLD | Clock to Mux (M0,M1) input hold time | -0.041 | — | -0.046 | — | -0.052 | — | ns |
| t _{SUD_PFU} | DIN_SET | Clock to D input setup time | 0.072 | — | 0.083 | — | 0.094 | — | ns |
| t _{HD_PFU} | DIN_HLD | Clock to D input hold time | -0.028 | — | -0.032 | — | -0.035 | — | ns |
| t _{CK2Q_PFU} | REG_DEL | Clock to Q delay, D-type register configuration | — | 0.224 | — | 0.252 | — | 0.279 | ns |
| t _{LE2Q_PFU} | LTCH_DEL | Clock to Q delay latch configuration | — | 0.294 | — | 0.331 | — | 0.367 | ns |
| t _{LD2Q_PFU} | TLTCH_DEL | D to Q throughput delay when latch is enabled | — | 0.300 | — | 0.338 | — | 0.376 | ns |
| PFU Memory Mode Timing | | | | | | | | | |
| t _{CORAM_PFU} | CLKTOF_DEL | Clock to Output | — | 0.575 | — | 0.649 | — | 0.724 | ns |
| t _{SUDATA_PFU} | DIN_SET | Data Setup Time | -0.024 | — | -0.026 | — | -0.027 | — | ns |
| t _{HDATA_PFU} | DIN_HLD | Data Hold Time | 0.075 | — | 0.084 | — | 0.094 | — | ns |
| t _{SUADDR_PFU} | WAD_SET | Address Setup Time | -0.176 | — | -0.196 | — | -0.215 | — | ns |
| t _{HADDR_PFU} | WAD_HLD | Address Hold Time | 0.110 | — | 0.124 | — | 0.138 | — | ns |
| t _{SUWREN_PFU} | WE_SET | Write/Read Enable Setup Time | 0.014 | — | 0.019 | — | 0.024 | — | ns |
| t _{HWREN_PFU} | WE_HLD | Write/Read Enable Hold Time | 0.078 | — | 0.086 | — | 0.094 | — | ns |
| PIC Timing | | | | | | | | | |
| PIO Input/Output Buffer Timing | | | | | | | | | |
| t _{IN_PIO} | IN_DEL | Input Buffer Delay(LVCMOS25) | — | 0.578 | — | 0.661 | — | 0.744 | ns |
| t _{OUT_PIO} | DOPADI_DEL | Output Buffer Delay(LVCMOS25) | — | 2.712 | — | 3.027 | — | 3.395 | ns |
| t _{SUI_PIO} | DIN_SET | Input Register Setup Time (Data Before Clock) | 0.277 | — | 0.312 | — | 0.348 | — | ns |
| t _{HI_PIO} | DIN_HLD | Input Register Hold Time (Data after Clock) | -0.267 | — | -0.306 | — | -0.345 | — | ns |
| t _{COO_PIO} | CK_DEL | Output Register Clock to Output Delay | — | 0.513 | — | 0.571 | — | 0.639 | ns |
| t _{SUCE_PIO} | CE_SET | Input Register Clock Enable Setup Time | — | 0.000 | — | 0.000 | — | 0.000 | ns |
| t _{HCE_PIO} | CE_HLD | Input Register Clock Enable Hold Time | — | 0.129 | — | 0.145 | — | 0.161 | ns |
| t _{SULSR_PIO} | LSR_SET | Set/Reset Setup Time | 0.057 | — | 0.060 | — | 0.063 | — | ns |
| t _{HLSR_PIO} | LSR_HLD | Set/Reset Hold Time | -0.151 | — | -0.159 | — | -0.169 | — | ns |
| t _{LE2Q_PIO} | CK_DEL | Input Register Clock to Q delay latch configuration | — | 0.335 | — | 0.372 | — | 0.410 | ns |
| t _{LD2Q_PIO} | DIN_DEL | Input Register D to Q throughput delay when latch is enabled | — | 0.578 | — | 0.647 | — | 0.717 | ns |

Signal Descriptions (Cont.)

| Signal Name | I/O | Description |
|--|-----|---|
| RESETN | | Reset. (Also sent to general routing). During configuration it resets the configuration state machine. After configuration this pin can perform the global set/reset (GSR) functions or can be used as a general input pin. |
| CFGIRQN | O | MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI configuration error. It can be connected to one of MPC860 IRQ pins. |
| TSALLN | I | Tristates all I/O. |
| Configuration Pads (User I/O if not used. Used during sysCONFIG.) | | |
| HDC/SI | O | High During Configuration is output high until configuration is complete. It is used as a control output, indicating that configuration is not complete. For SPI modes, this pin is used to download the read command and initial read address into the Flash memory device on the falling edge of SCK. This pin will be connected to SI of the memory. If the SPI mode is used, the 8-bit instruction code 0x03 will be downloaded followed by a 24-bit starting address of 0x000000 or a non-zero stat address for partial reconfiguration. If the SPIX mode has been selected, the 8-bit instruction captured on D[7:0] at power-up will be shifted in and followed by a 32-bit starting address of 0x000000. |
| LDCN/SCS | O | Low During Configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not complete. For SPI modes, this is an active low chip select for Flash memories. It will go active after INITN goes high but before SCK begins. During power up LDCN will be low. Once INITN goes high, LDCN will go high for 100ns-200ns after which time it will go back low and configuration can begin. During the 100ns-200ns period, the read instruction will be latched for SPIX mode. |
| DOUT | O | Serial data output that can drive the D0/DIN of daisy-chained slave devices. The data-stream from this output will propagate preamble bits of the bitstream to daisy-chained devices. Data out on DOUT changes on the rising edge of CCLK. |
| QOUT/CEON | O | During daisy-chaining configuration, QOUT is the serial data output that can drive the D0/DIN of daisy-chained slave devices that do not propagate preamble bits. Data out on QOUT changes on the rising edge of CCLK. During parallel-chaining configuration, active low CEON enables the cascaded slave device to receive bitstream data. |
| RDN | I | Used in the asynchronous peripheral configuration mode. A low on RDN changes D[7:3] into status outputs. WRN and RDN should not be used simultaneously. If they are, the write strobe overrides. |
| WRN | I | When the FPGA is selected, a low on the write strobe, WRN, loads the data on D[7:0] inputs into an internal data buffer. |
| CS0N CS1 | I | Used in the asynchronous peripheral, slave parallel and MPI modes. The FPGA is selected when CS0N is low and CS1 is high. During configuration, a pull-up is enabled on both except with MPI DMA access control. |
| A[21:0] | I/O | In master parallel mode, A[21:0] is an output and will address the configuration EPROMs up to 4 MB space. For MPI configuration mode, A[17:0] will be the MPI address MPI_ADDR[31:14], A[19:18] will be the transfer size and A[21:20] will be the burst mode and burst in process. |

LFSC/M15 Logic Signal Connections: 256 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | |
|-------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function |
| J9 | VCC | - | |
| K8 | VCC | - | |
| F6 | VCC12 | - | |
| F11 | VCC12 | - | |
| L11 | VCC12 | - | |
| L6 | VCC12 | - | |
| K7 | VCC12 | - | |
| K10 | VCC12 | - | |
| F10 | VCCAUX | - | |
| F7 | VCCAUX | - | |
| T1 | GND | - | |
| G11 | VCCAUX | - | |
| K11 | VCCAUX | - | |
| L10 | VCCAUX | - | |
| L9 | VCCAUX | - | |
| L7 | VCCAUX | - | |
| L8 | VCCAUX | - | |
| T16 | GND | - | |
| G6 | VCCAUX | - | |
| K6 | VCCAUX | - | |
| B13 | VCCIO1 | - | |
| D11 | VCCIO1 | - | |
| D14 | VCCIO1 | - | |
| F12 | VCCIO2 | - | |
| G15 | VCCIO2 | - | |
| K14 | VCCIO3 | - | |
| N15 | VCCIO3 | - | |
| M11 | VCCIO4 | - | |
| P13 | VCCIO4 | - | |
| R10 | VCCIO4 | - | |
| N6 | VCCIO5 | - | |
| P7 | VCCIO5 | - | |
| R4 | VCCIO5 | - | |
| K2 | VCCIO6 | - | |
| N3 | VCCIO6 | - | |
| F4 | VCCIO7 | - | |
| G3 | VCCIO7 | - | |
| D4 | VCC12 | - | |
| D7 | VCC12 | - | |
| D5 | VCC12 | - | |
| D6 | VCC12 | - | |

1. Differential pair grouping within a PIC is A (True) and B (Complement) and C (True) and D (Complement).
2. The LatticeSC/M15 in a 256-pin package does not support an MPI interface.

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | | LFSC/M25 | | |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| A29 | RESP_URC | - | | RESP_URC | - | |
| D26 | VCC12 | - | | VCC12 | - | |
| C30 | A_REFCLKN_R | - | | A_REFCLKN_R | - | |
| B30 | A_REFCLKP_R | - | | A_REFCLKP_R | - | |
| F24 | A_VDDAX25_R | - | | A_VDDAX25_R | - | |
| D25 | VCC12 | - | | VCC12 | - | |
| C28 | A_VDDIB0_R | - | | A_VDDIB0_R | - | |
| B28 | A_HDINP0_R | - | PCS 3E0 CH 0 IN P | A_HDINP0_R | - | PCS 3E0 CH 0 IN P |
| B27 | A_HDINN0_R | - | PCS 3E0 CH 0 IN N | A_HDINN0_R | - | PCS 3E0 CH 0 IN N |
| E25 | VCC12 | - | | VCC12 | - | |
| A28 | A_HDOUTP0_R | - | PCS 3E0 CH 0 OUT P | A_HDOUTP0_R | - | PCS 3E0 CH 0 OUT P |
| C27 | A_VDDOB0_R | - | | A_VDDOB0_R | - | |
| A27 | A_HDOUTN0_R | - | PCS 3E0 CH 0 OUT N | A_HDOUTN0_R | - | PCS 3E0 CH 0 OUT N |
| C26 | A_VDDOB1_R | - | | A_VDDOB1_R | - | |
| A26 | A_HDOUTN1_R | - | PCS 3E0 CH 1 OUT N | A_HDOUTN1_R | - | PCS 3E0 CH 1 OUT N |
| D24 | VCC12 | - | | VCC12 | - | |
| A25 | A_HDOUTP1_R | - | PCS 3E0 CH 1 OUT P | A_HDOUTP1_R | - | PCS 3E0 CH 1 OUT P |
| B26 | A_HDINN1_R | - | PCS 3E0 CH 1 IN N | A_HDINN1_R | - | PCS 3E0 CH 1 IN N |
| B25 | A_HDINP1_R | - | PCS 3E0 CH 1 IN P | A_HDINP1_R | - | PCS 3E0 CH 1 IN P |
| E24 | VCC12 | - | | VCC12 | - | |
| C25 | A_VDDIB1_R | - | | A_VDDIB1_R | - | |
| D23 | VCC12 | - | | VCC12 | - | |
| C24 | A_VDDIB2_R | - | | A_VDDIB2_R | - | |
| B24 | A_HDINP2_R | - | PCS 3E0 CH 2 IN P | A_HDINP2_R | - | PCS 3E0 CH 2 IN P |
| B23 | A_HDINN2_R | - | PCS 3E0 CH 2 IN N | A_HDINN2_R | - | PCS 3E0 CH 2 IN N |
| E23 | VCC12 | - | | VCC12 | - | |
| A24 | A_HDOUTP2_R | - | PCS 3E0 CH 2 OUT P | A_HDOUTP2_R | - | PCS 3E0 CH 2 OUT P |
| C23 | A_VDDOB2_R | - | | A_VDDOB2_R | - | |
| A23 | A_HDOUTN2_R | - | PCS 3E0 CH 2 OUT N | A_HDOUTN2_R | - | PCS 3E0 CH 2 OUT N |
| C22 | A_VDDOB3_R | - | | A_VDDOB3_R | - | |
| A22 | A_HDOUTN3_R | - | PCS 3E0 CH 3 OUT N | A_HDOUTN3_R | - | PCS 3E0 CH 3 OUT N |
| D22 | VCC12 | - | | VCC12 | - | |
| A21 | A_HDOUTP3_R | - | PCS 3E0 CH 3 OUT P | A_HDOUTP3_R | - | PCS 3E0 CH 3 OUT P |
| B22 | A_HDINN3_R | - | PCS 3E0 CH 3 IN N | A_HDINN3_R | - | PCS 3E0 CH 3 IN N |
| B21 | A_HDINP3_R | - | PCS 3E0 CH 3 IN P | A_HDINP3_R | - | PCS 3E0 CH 3 IN P |
| E22 | VCC12 | - | | VCC12 | - | |
| C21 | A_VDDIB3_R | - | | A_VDDIB3_R | - | |
| G22 | PT43D | 1 | HDC/SI | PT49D | 1 | HDC/SI |
| F22 | PT43C | 1 | LDCN/SCS | PT49C | 1 | LDCN/SCS |
| B20 | PT41B | 1 | D8/MPI_DATA8 | PT49B | 1 | D8/MPI_DATA8 |
| B19 | PT41A | 1 | CS1/MPI_CS1 | PT49A | 1 | CS1/MPI_CS1 |
| A20 | PT40D | 1 | D9/MPI_DATA9 | PT47D | 1 | D9/MPI_DATA9 |
| A19 | PT40C | 1 | D10/MPI_DATA10 | PT47C | 1 | D10/MPI_DATA10 |
| D19 | PT39B | 1 | CS0N/MPI_CS0N | PT47B | 1 | CS0N/MPI_CS0N |
| D18 | PT39A | 1 | RDN/MPI_STRB_N | PT47A | 1 | RDN/MPI_STRB_N |

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | | LFSC/M25 | | |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| D14 | PT15B | 1 | A15/MPI_ADDR29 | PT25B | 1 | A15/MPI_ADDR29 |
| D13 | PT15A | 1 | A17/MPI_ADDR31 | PT25A | 1 | A17/MPI_ADDR31 |
| F12 | PT13D | 1 | A19/MPI_TSIZ1 | PT24D | 1 | A19/MPI_TSIZ1 |
| F13 | PT13C | 1 | A20/MPI_BDIP | PT24C | 1 | A20/MPI_BDIP |
| B12 | PT11B | 1 | A18/MPI_TSIZ0 | PT24B | 1 | A18/MPI_TSIZ0 |
| B11 | PT11A | 1 | MPI_TEA | PT24A | 1 | MPI_TEA |
| E12 | PT10D | 1 | D14/MPI_DATA14 | PT23D | 1 | D14/MPI_DATA14 |
| D12 | PT10C | 1 | DP1/MPI_PAR1 | PT23C | 1 | DP1/MPI_PAR1 |
| G10 | PT9B | 1 | A21/MPI_BURST | PT23B | 1 | A21/MPI_BURST |
| G9 | PT9A | 1 | D15/MPI_DATA15 | PT23A | 1 | D15/MPI_DATA15 |
| C10 | A_VDDIB3_L | - | | A_VDDIB3_L | - | |
| E9 | VCC12 | - | | VCC12 | - | |
| B10 | A_HDINP3_L | - | PCS 360 CH 3 IN P | A_HDINP3_L | - | PCS 360 CH 3 IN P |
| B9 | A_HDINN3_L | - | PCS 360 CH 3 IN N | A_HDINN3_L | - | PCS 360 CH 3 IN N |
| A10 | A_HDOUPT3_L | - | PCS 360 CH 3 OUT P | A_HDOUPT3_L | - | PCS 360 CH 3 OUT P |
| D9 | VCC12 | - | | VCC12 | - | |
| A9 | A_HDOU TN3_L | - | PCS 360 CH 3 OUT N | A_HDOU TN3_L | - | PCS 360 CH 3 OUT N |
| C9 | A_VDDOB3_L | - | | A_VDDOB3_L | - | |
| A8 | A_HDOU TN2_L | - | PCS 360 CH 2 OUT N | A_HDOU TN2_L | - | PCS 360 CH 2 OUT N |
| C8 | A_VDDOB2_L | - | | A_VDDOB2_L | - | |
| A7 | A_HDOU TP2_L | - | PCS 360 CH 2 OUT P | A_HDOU TP2_L | - | PCS 360 CH 2 OUT P |
| E8 | VCC12 | - | | VCC12 | - | |
| B8 | A_HDINN2_L | - | PCS 360 CH 2 IN N | A_HDINN2_L | - | PCS 360 CH 2 IN N |
| B7 | A_HDINP2_L | - | PCS 360 CH 2 IN P | A_HDINP2_L | - | PCS 360 CH 2 IN P |
| C7 | A_VDDIB2_L | - | | A_VDDIB2_L | - | |
| D8 | VCC12 | - | | VCC12 | - | |
| C6 | A_VDDIB1_L | - | | A_VDDIB1_L | - | |
| E7 | VCC12 | - | | VCC12 | - | |
| B6 | A_HDINP1_L | - | PCS 360 CH 1 IN P | A_HDINP1_L | - | PCS 360 CH 1 IN P |
| B5 | A_HDINN1_L | - | PCS 360 CH 1 IN N | A_HDINN1_L | - | PCS 360 CH 1 IN N |
| A6 | A_HDOU TP1_L | - | PCS 360 CH 1 OUT P | A_HDOU TP1_L | - | PCS 360 CH 1 OUT P |
| D7 | VCC12 | - | | VCC12 | - | |
| A5 | A_HDOU TN1_L | - | PCS 360 CH 1 OUT N | A_HDOU TN1_L | - | PCS 360 CH 1 OUT N |
| C5 | A_VDDOB1_L | - | | A_VDDOB1_L | - | |
| A4 | A_HDOU TN0_L | - | PCS 360 CH 0 OUT N | A_HDOU TN0_L | - | PCS 360 CH 0 OUT N |
| C4 | A_VDDOB0_L | - | | A_VDDOB0_L | - | |
| A3 | A_HDOU TP0_L | - | PCS 360 CH 0 OUT P | A_HDOU TP0_L | - | PCS 360 CH 0 OUT P |
| E6 | VCC12 | - | | VCC12 | - | |
| B4 | A_HDINN0_L | - | PCS 360 CH 0 IN N | A_HDINN0_L | - | PCS 360 CH 0 IN N |
| B3 | A_HDINP0_L | - | PCS 360 CH 0 IN P | A_HDINP0_L | - | PCS 360 CH 0 IN P |
| C3 | A_VDDIB0_L | - | | A_VDDIB0_L | - | |
| D6 | VCC12 | - | | VCC12 | - | |
| L5 | NC | - | | PL21A | 7 | |
| M5 | NC | - | | PL21B | 7 | |
| G2 | NC | - | | PL20A | 7 | |

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M25 | | | LFSC/M40 | | |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| G6 | A_HDINN2_R | - | PCS 3E0 CH 2 IN N | A_HDINN2_R | - | PCS 3E0 CH 2 IN N |
| A6 | A_HDOUTP2_R | - | PCS 3E0 CH 2 OUT P | A_HDOUTP2_R | - | PCS 3E0 CH 2 OUT P |
| D6 | A_VDDOB2_R | - | | A_VDDOB2_R | - | |
| B6 | A_HDOUTN2_R | - | PCS 3E0 CH 2 OUT N | A_HDOUTN2_R | - | PCS 3E0 CH 2 OUT N |
| D7 | A_VDDOB3_R | - | | A_VDDOB3_R | - | |
| B7 | A_HDOUTN3_R | - | PCS 3E0 CH 3 OUT N | A_HDOUTN3_R | - | PCS 3E0 CH 3 OUT N |
| A7 | A_HDOUTP3_R | - | PCS 3E0 CH 3 OUT P | A_HDOUTP3_R | - | PCS 3E0 CH 3 OUT P |
| G7 | A_HDINN3_R | - | PCS 3E0 CH 3 IN N | A_HDINN3_R | - | PCS 3E0 CH 3 IN N |
| F7 | A_HDINP3_R | - | PCS 3E0 CH 3 IN P | A_HDINP3_R | - | PCS 3E0 CH 3 IN P |
| H7 | A_VDDIB3_R | - | | A_VDDIB3_R | - | |
| H8 | B_VDDIB0_R | - | | B_VDDIB0_R | - | |
| F8 | B_HDINP0_R | - | PCS 3E1 CH 0 IN P | B_HDINP0_R | - | PCS 3E1 CH 0 IN P |
| G8 | B_HDINN0_R | - | PCS 3E1 CH 0 IN N | B_HDINN0_R | - | PCS 3E1 CH 0 IN N |
| A8 | B_HDOUTP0_R | - | PCS 3E1 CH 0 OUT P | B_HDOUTP0_R | - | PCS 3E1 CH 0 OUT P |
| D8 | B_VDDOB0_R | - | | B_VDDOB0_R | - | |
| B8 | B_HDOUTN0_R | - | PCS 3E1 CH 0 OUT N | B_HDOUTN0_R | - | PCS 3E1 CH 0 OUT N |
| D9 | B_VDDOB1_R | - | | B_VDDOB1_R | - | |
| B9 | B_HDOUTN1_R | - | PCS 3E1 CH 1 OUT N | B_HDOUTN1_R | - | PCS 3E1 CH 1 OUT N |
| A9 | B_HDOUTP1_R | - | PCS 3E1 CH 1 OUT P | B_HDOUTP1_R | - | PCS 3E1 CH 1 OUT P |
| H10 | B_HDINN1_R | - | PCS 3E1 CH 1 IN N | B_HDINN1_R | - | PCS 3E1 CH 1 IN N |
| G10 | B_HDINP1_R | - | PCS 3E1 CH 1 IN P | B_HDINP1_R | - | PCS 3E1 CH 1 IN P |
| H9 | B_VDDIB1_R | - | | B_VDDIB1_R | - | |
| H11 | B_VDDIB2_R | - | | B_VDDIB2_R | - | |
| F11 | B_HDINP2_R | - | PCS 3E1 CH 2 IN P | B_HDINP2_R | - | PCS 3E1 CH 2 IN P |
| G11 | B_HDINN2_R | - | PCS 3E1 CH 2 IN N | B_HDINN2_R | - | PCS 3E1 CH 2 IN N |
| A11 | B_HDOUTP2_R | - | PCS 3E1 CH 2 OUT P | B_HDOUTP2_R | - | PCS 3E1 CH 2 OUT P |
| D11 | B_VDDOB2_R | - | | B_VDDOB2_R | - | |
| B11 | B_HDOUTN2_R | - | PCS 3E1 CH 2 OUT N | B_HDOUTN2_R | - | PCS 3E1 CH 2 OUT N |
| D12 | B_VDDOB3_R | - | | B_VDDOB3_R | - | |
| B12 | B_HDOUTN3_R | - | PCS 3E1 CH 3 OUT N | B_HDOUTN3_R | - | PCS 3E1 CH 3 OUT N |
| A12 | B_HDOUTP3_R | - | PCS 3E1 CH 3 OUT P | B_HDOUTP3_R | - | PCS 3E1 CH 3 OUT P |
| G12 | B_HDINN3_R | - | PCS 3E1 CH 3 IN N | B_HDINN3_R | - | PCS 3E1 CH 3 IN N |
| F12 | B_HDINP3_R | - | PCS 3E1 CH 3 IN P | B_HDINP3_R | - | PCS 3E1 CH 3 IN P |
| H12 | B_VDDIB3_R | - | | B_VDDIB3_R | - | |
| B10 | VCC12 | - | | VCC12 | - | |
| D10 | B_REFCLKN_R | - | | B_REFCLKN_R | - | |
| C10 | B_REFCLKP_R | - | | B_REFCLKP_R | - | |
| J15 | PT49D | 1 | HDC/SI | PT61D | 1 | HDC/SI |
| K15 | PT49C | 1 | LDCN/SCS | PT61C | 1 | LDCN/SCS |
| E13 | PT49B | 1 | D8/MPI_DATA8 | PT59B | 1 | D8/MPI_DATA8 |
| F13 | PT49A | 1 | CS1/MPI_CS1 | PT59A | 1 | CS1/MPI_CS1 |
| H13 | PT47D | 1 | D9/MPI_DATA9 | PT58D | 1 | D9/MPI_DATA9 |
| G13 | PT47C | 1 | D10/MPI_DATA10 | PT58C | 1 | D10/MPI_DATA10 |
| E14 | PT47B | 1 | CS0N/MPI_CS0N | PT57B | 1 | CS0N/MPI_CS0N |
| F14 | PT47A | 1 | RDN/MPI_STRB_N | PT57A | 1 | RDN/MPI_STRB_N |
| H14 | PT46D | 1 | WRN/MPI_WR_N | PT55D | 1 | WRN/MPI_WR_N |
| G14 | PT46C | 1 | D7/MPI_DATA7 | PT55C | 1 | D7/MPI_DATA7 |
| D13 | PT46B | 1 | D6/MPI_DATA6 | PT55B | 1 | D6/MPI_DATA6 |
| D14 | PT46A | 1 | D5/MPI_DATA5 | PT55A | 1 | D5/MPI_DATA5 |
| E15 | PT45D | 1 | D4/MPI_DATA4 | PT54D | 1 | D4/MPI_DATA4 |

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M25 | | | LFSC/M40 | | |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| F19 | PT24A | 1 | MPI_TEA | PT30A | 1 | MPI_TEA |
| J18 | PT23D | 1 | D14/MPI_DATA14 | PT28D | 1 | D14/MPI_DATA14 |
| K18 | PT23C | 1 | DP1/MPI_PAR1 | PT28C | 1 | DP1/MPI_PAR1 |
| E20 | PT23B | 1 | A21/MPI_BURST | PT27B | 1 | A21/MPI_BURST |
| F20 | PT23A | 1 | D15/MPI_DATA15 | PT27A | 1 | D15/MPI_DATA15 |
| C23 | B_REFCLKP_L | - | | B_REFCLKP_L | - | |
| D23 | B_REFCLKN_L | - | | B_REFCLKN_L | - | |
| B23 | VCC12 | - | | VCC12 | - | |
| H21 | B_VDDIB3_L | - | | B_VDDIB3_L | - | |
| F21 | B_HDINP3_L | - | PCS 361 CH 3 IN P | B_HDINP3_L | - | PCS 361 CH 3 IN P |
| G21 | B_HDINN3_L | - | PCS 361 CH 3 IN N | B_HDINN3_L | - | PCS 361 CH 3 IN N |
| A21 | B_HDOUTP3_L | - | PCS 361 CH 3 OUT P | B_HDOUTP3_L | - | PCS 361 CH 3 OUT P |
| B21 | B_HDOUTN3_L | - | PCS 361 CH 3 OUT N | B_HDOUTN3_L | - | PCS 361 CH 3 OUT N |
| D21 | B_VDDOB3_L | - | | B_VDDOB3_L | - | |
| B22 | B_HDOUTN2_L | - | PCS 361 CH 2 OUT N | B_HDOUTN2_L | - | PCS 361 CH 2 OUT N |
| D22 | B_VDDOB2_L | - | | B_VDDOB2_L | - | |
| A22 | B_HDOUTP2_L | - | PCS 361 CH 2 OUT P | B_HDOUTP2_L | - | PCS 361 CH 2 OUT P |
| G22 | B_HDINN2_L | - | PCS 361 CH 2 IN N | B_HDINN2_L | - | PCS 361 CH 2 IN N |
| F22 | B_HDINP2_L | - | PCS 361 CH 2 IN P | B_HDINP2_L | - | PCS 361 CH 2 IN P |
| H22 | B_VDDIB2_L | - | | B_VDDIB2_L | - | |
| H24 | B_VDDIB1_L | - | | B_VDDIB1_L | - | |
| G23 | B_HDINP1_L | - | PCS 361 CH 1 IN P | B_HDINP1_L | - | PCS 361 CH 1 IN P |
| H23 | B_HDINN1_L | - | PCS 361 CH 1 IN N | B_HDINN1_L | - | PCS 361 CH 1 IN N |
| A24 | B_HDOUTP1_L | - | PCS 361 CH 1 OUT P | B_HDOUTP1_L | - | PCS 361 CH 1 OUT P |
| B24 | B_HDOUTN1_L | - | PCS 361 CH 1 OUT N | B_HDOUTN1_L | - | PCS 361 CH 1 OUT N |
| D24 | B_VDDOB1_L | - | | B_VDDOB1_L | - | |
| B25 | B_HDOUTN0_L | - | PCS 361 CH 0 OUT N | B_HDOUTN0_L | - | PCS 361 CH 0 OUT N |
| D25 | B_VDDOB0_L | - | | B_VDDOB0_L | - | |
| A25 | B_HDOUTP0_L | - | PCS 361 CH 0 OUT P | B_HDOUTP0_L | - | PCS 361 CH 0 OUT P |
| G25 | B_HDINN0_L | - | PCS 361 CH 0 IN N | B_HDINN0_L | - | PCS 361 CH 0 IN N |
| F25 | B_HDINP0_L | - | PCS 361 CH 0 IN P | B_HDINP0_L | - | PCS 361 CH 0 IN P |
| H25 | B_VDDIB0_L | - | | B_VDDIB0_L | - | |
| H26 | A_VDDIB3_L | - | | A_VDDIB3_L | - | |
| F26 | A_HDINP3_L | - | PCS 360 CH 3 IN P | A_HDINP3_L | - | PCS 360 CH 3 IN P |
| G26 | A_HDINN3_L | - | PCS 360 CH 3 IN N | A_HDINN3_L | - | PCS 360 CH 3 IN N |
| A26 | A_HDOUTP3_L | - | PCS 360 CH 3 OUT P | A_HDOUTP3_L | - | PCS 360 CH 3 OUT P |
| B26 | A_HDOUTN3_L | - | PCS 360 CH 3 OUT N | A_HDOUTN3_L | - | PCS 360 CH 3 OUT N |
| D26 | A_VDDOB3_L | - | | A_VDDOB3_L | - | |
| B27 | A_HDOUTN2_L | - | PCS 360 CH 2 OUT N | A_HDOUTN2_L | - | PCS 360 CH 2 OUT N |
| D27 | A_VDDOB2_L | - | | A_VDDOB2_L | - | |
| A27 | A_HDOUTP2_L | - | PCS 360 CH 2 OUT P | A_HDOUTP2_L | - | PCS 360 CH 2 OUT P |
| G27 | A_HDINN2_L | - | PCS 360 CH 2 IN N | A_HDINN2_L | - | PCS 360 CH 2 IN N |
| F27 | A_HDINP2_L | - | PCS 360 CH 2 IN P | A_HDINP2_L | - | PCS 360 CH 2 IN P |
| H27 | A_VDDIB2_L | - | | A_VDDIB2_L | - | |
| F29 | A_VDDIB1_L | - | | A_VDDIB1_L | - | |
| G28 | A_HDINP1_L | - | PCS 360 CH 1 IN P | A_HDINP1_L | - | PCS 360 CH 1 IN P |
| H28 | A_HDINN1_L | - | PCS 360 CH 1 IN N | A_HDINN1_L | - | PCS 360 CH 1 IN N |
| A29 | A_HDOUTP1_L | - | PCS 360 CH 1 OUT P | A_HDOUTP1_L | - | PCS 360 CH 1 OUT P |
| B29 | A_HDOUTN1_L | - | PCS 360 CH 1 OUT N | A_HDOUTN1_L | - | PCS 360 CH 1 OUT N |
| D29 | A_VDDOB1_L | - | | A_VDDOB1_L | - | |

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AD8 | PR65C | 3 | | PR89C | 3 | |
| AJ3 | PR65B | 3 | | PR89B | 3 | |
| AH3 | PR65A | 3 | | PR89A | 3 | |
| AD7 | PR62D | 3 | | PR86D | 3 | |
| AC7 | PR62C | 3 | | PR86C | 3 | |
| AJ2 | PR62B | 3 | | PR86B | 3 | |
| AH2 | PR62A | 3 | | PR86A | 3 | |
| AF6 | PR61D | 3 | | PR85D | 3 | |
| AF5 | PR61C | 3 | | PR85C | 3 | |
| AF4 | PR61B | 3 | | PR85B | 3 | |
| AE4 | PR61A | 3 | | PR85A | 3 | |
| AD6 | PR60D | 3 | | PR84D | 3 | |
| AC6 | PR60C | 3 | | PR84C | 3 | |
| AG2 | PR60B | 3 | | PR84B | 3 | |
| AF2 | PR60A | 3 | | PR84A | 3 | |
| AC8 | PR58D | 3 | | PR82D | 3 | |
| AB8 | PR58C | 3 | | PR82C | 3 | |
| AK1 | PR58B | 3 | | PR82B | 3 | |
| AJ1 | PR58A | 3 | | PR82A | 3 | |
| AB10 | PR57D | 3 | | PR81D | 3 | |
| AA10 | PR57C | 3 | | PR81C | 3 | |
| AF3 | PR57B | 3 | | PR81B | 3 | |
| AE3 | PR57A | 3 | | PR81A | 3 | |
| AE5 | PR56D | 3 | | PR80D | 3 | |
| AD5 | PR56C | 3 | | PR80C | 3 | |
| AE2 | PR56B | 3 | | PR80B | 3 | |
| AD2 | PR56A | 3 | | PR80A | 3 | |
| AC5 | PR53D | 3 | | PR78D | 3 | |
| AB5 | PR53C | 3 | | PR78C | 3 | |
| AF1 | PR53B | 3 | | PR78B | 3 | |
| AE1 | PR53A | 3 | | PR78A | 3 | |
| AA11 | PR52D | 3 | | PR77D | 3 | |
| Y11 | PR52C | 3 | | PR77C | 3 | |
| AC4 | PR52B | 3 | | PR77B | 3 | |
| AB4 | PR52A | 3 | | PR77A | 3 | |
| AA8 | PR51D | 3 | DIFFR_3 | PR76D | 3 | DIFFR_3 |
| AA9 | PR51C | 3 | | PR76C | 3 | |
| AC3 | PR51B | 3 | | PR76B | 3 | |
| AB3 | PR51A | 3 | | PR76A | 3 | |
| AA7 | PR49D | 3 | | PR65D | 3 | |
| Y7 | PR49C | 3 | | PR65C | 3 | |
| AA2 | PR49B | 3 | | PR65B | 3 | |
| Y2 | PR49A | 3 | | PR65A | 3 | |
| AA6 | PR48D | 3 | | PR63D | 3 | |
| Y6 | PR48C | 3 | | PR63C | 3 | |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1,2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function |
| G27 | A_REFCLKP_L | - | |
| H27 | A_REFCLKN_L | - | |
| H25 | VCC12 | - | |
| H26 | RESP_ULC | - | |
| B33 | RESETN | 1 | |
| C34 | TSALLN | 1 | |
| D34 | DONE | 1 | |
| C33 | INITN | 1 | |
| J27 | M0 | 1 | |
| K27 | M1 | 1 | |
| M26 | M2 | 1 | |
| L26 | M3 | 1 | |
| F30 | PL15A | 7 | ULC_PLLT_IN_A/ULC_PLLT_FB_B |
| G30 | PL15B | 7 | ULC_PLLC_IN_A/ULC_PLLC_FB_B |
| H28 | PL15C | 7 | |
| J28 | PL15D | 7 | |
| F31 | PL17A | 7 | ULC_DLLT_IN_C/ULC_DLLT_FB_D |
| G31 | PL17B | 7 | ULC_DLLC_IN_C/ULC_DLLC_FB_D |
| N25 | PL17C | 7 | ULC_PLLT_IN_B/ULC_PLLT_FB_A |
| P25 | PL17D | 7 | ULC_PLLC_IN_B/ULC_PLLC_FB_A |
| D33 | PL18A | 7 | ULC_DLLT_IN_D/ULC_DLLT_FB_C |
| E33 | PL18B | 7 | ULC_DLLC_IN_D/ULC_DLLC_FB_C |
| H29 | PL18C | 7 | |
| J29 | PL18D | 7 | VREF2_7 |
| F32 | PL19A | 7 | |
| G32 | PL19B | 7 | |
| P26 | PL19C | 7 | |
| N26 | PL19D | 7 | |
| H30 | PL26A | 7 | |
| J30 | PL26B | 7 | |
| L28 | PL26C | 7 | |
| M28 | PL26D | 7 | |
| J31 | PL43A | 7 | |
| K31 | PL43B | 7 | |
| L27 | PL43C | 7 | VREF1_7 |
| M27 | PL43D | 7 | DIFFR_7 |
| J32 | PL45A | 7 | |
| K32 | PL45B | 7 | |
| L29 | PL45C | 7 | |
| M29 | PL45D | 7 | |
| H33 | PL47A | 7 | |
| J33 | PL47B | 7 | |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1, 2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function |
| AP20 | PB61B | 5 | |
| AH21 | PB61C | 5 | |
| AH20 | PB61D | 5 | |
| AM20 | PB63A | 5 | |
| AM19 | PB63B | 5 | |
| AJ21 | PB63C | 5 | |
| AJ20 | PB63D | 5 | |
| AK19 | PB66A | 5 | |
| AK18 | PB66B | 5 | |
| AE18 | PB66C | 5 | |
| AD18 | PB66D | 5 | |
| AN19 | PB69A | 5 | |
| AN18 | PB69B | 5 | |
| AG18 | PB69C | 5 | |
| AF18 | PB69D | 5 | |
| AP19 | PB71A | 5 | |
| AP18 | PB71B | 5 | |
| AJ18 | PB71C | 5 | |
| AH18 | PB71D | 5 | |
| AP17 | PB73A | 4 | |
| AP16 | PB73B | 4 | |
| AJ17 | PB73C | 4 | |
| AH17 | PB73D | 4 | |
| AN17 | PB75A | 4 | |
| AN16 | PB75B | 4 | |
| AE17 | PB75C | 4 | |
| AD17 | PB75D | 4 | |
| AK17 | PB78A | 4 | |
| AK16 | PB78B | 4 | |
| AG17 | PB78C | 4 | |
| AF17 | PB78D | 4 | |
| AM16 | PB81A | 4 | |
| AM15 | PB81B | 4 | |
| AJ15 | PB81C | 4 | |
| AJ14 | PB81D | 4 | |
| AL16 | PB83A | 4 | |
| AL15 | PB83B | 4 | |
| AG16 | PB83C | 4 | |
| AF16 | PB83D | 4 | |
| AP15 | PB86A | 4 | |
| AP14 | PB86B | 4 | |
| AH15 | PB86C | 4 | |
| AH14 | PB86D | 4 | |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1, 2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function |
| AL4 | PR117B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E |
| AL3 | PR117A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E |
| AD10 | PR116D | 3 | |
| AD9 | PR116C | 3 | |
| AH4 | PR116B | 3 | |
| AJ4 | PR116A | 3 | |
| AK5 | PR115D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F |
| AJ5 | PR115C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F |
| AM1 | PR115B | 3 | |
| AL1 | PR115A | 3 | |
| AH5 | PR112D | 3 | |
| AG5 | PR112C | 3 | |
| AL2 | PR112B | 3 | |
| AK2 | PR112A | 3 | |
| AB9 | PR109D | 3 | |
| AC9 | PR109C | 3 | |
| AH1 | PR109B | 3 | |
| AG1 | PR109A | 3 | |
| AE8 | PR107D | 3 | VREF2_3 |
| AD8 | PR107C | 3 | |
| AJ3 | PR107B | 3 | |
| AH3 | PR107A | 3 | |
| AD7 | PR104D | 3 | |
| AC7 | PR104C | 3 | |
| AJ2 | PR104B | 3 | |
| AH2 | PR104A | 3 | |
| AF6 | PR103D | 3 | |
| AF5 | PR103C | 3 | |
| AF4 | PR103B | 3 | |
| AE4 | PR103A | 3 | |
| AD6 | PR99D | 3 | |
| AC6 | PR99C | 3 | |
| AG2 | PR99B | 3 | |
| AF2 | PR99A | 3 | |
| AC8 | PR98D | 3 | |
| AB8 | PR98C | 3 | |
| AK1 | PR98B | 3 | |
| AJ1 | PR98A | 3 | |
| AB10 | PR96D | 3 | |
| AA10 | PR96C | 3 | |
| AF3 | PR96B | 3 | |
| AE3 | PR96A | 3 | |
| AE5 | PR94D | 3 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AP26 | PB41C | 5 | | PB43C | 5 | |
| AN26 | PB41D | 5 | | PB43D | 5 | |
| AY30 | PB43A | 5 | | PB45A | 5 | |
| AY29 | PB43B | 5 | | PB45B | 5 | |
| AU30 | PB43C | 5 | | PB45C | 5 | |
| AU31 | PB43D | 5 | | PB45D | 5 | |
| AV27 | PB44A | 5 | | PB46A | 5 | |
| AV26 | PB44B | 5 | | PB46B | 5 | |
| AT28 | PB44C | 5 | | PB46C | 5 | |
| AT27 | PB44D | 5 | | PB46D | 5 | |
| BA29 | PB45A | 5 | | PB47A | 5 | |
| BA28 | PB45B | 5 | | PB47B | 5 | |
| AL25 | PB45C | 5 | | PB47C | 5 | |
| AM25 | PB45D | 5 | | PB47D | 5 | |
| BB29 | PB47A | 5 | | PB49A | 5 | |
| BB28 | PB47B | 5 | | PB49B | 5 | |
| AN25 | PB47C | 5 | | PB49C | 5 | |
| AP25 | PB47D | 5 | | PB49D | 5 | |
| AY27 | PB48A | 5 | PCLKT5_3 | PB50A | 5 | PCLKT5_3 |
| AY26 | PB48B | 5 | PCLKC5_3 | PB50B | 5 | PCLKC5_3 |
| AT25 | PB48C | 5 | PCLKT5_4 | PB50C | 5 | PCLKT5_4 |
| AT24 | PB48D | 5 | PCLKC5_4 | PB50D | 5 | PCLKC5_4 |
| AW27 | PB49A | 5 | PCLKT5_5 | PB51A | 5 | PCLKT5_5 |
| AW26 | PB49B | 5 | PCLKC5_5 | PB51B | 5 | PCLKC5_5 |
| AU29 | PB49C | 5 | | PB51C | 5 | |
| AU28 | PB49D | 5 | | PB51D | 5 | |
| BB27 | PB51A | 5 | PCLKT5_0 | PB53A | 5 | PCLKT5_0 |
| BB26 | PB51B | 5 | PCLKC5_0 | PB53B | 5 | PCLKC5_0 |
| AR25 | PB51C | 5 | | PB53C | 5 | |
| AR24 | PB51D | 5 | VREF2_5 | PB53D | 5 | VREF2_5 |
| BA27 | PB52A | 5 | PCLKT5_1 | PB54A | 5 | PCLKT5_1 |
| BA26 | PB52B | 5 | PCLKC5_1 | PB54B | 5 | PCLKC5_1 |
| AP24 | PB52C | 5 | PCLKT5_6 | PB54C | 5 | PCLKT5_6 |
| AN24 | PB52D | 5 | PCLKC5_6 | PB54D | 5 | PCLKC5_6 |
| AV25 | PB53A | 5 | PCLKT5_2 | PB55A | 5 | PCLKT5_2 |
| AV24 | PB53B | 5 | PCLKC5_2 | PB55B | 5 | PCLKC5_2 |
| AU27 | PB53C | 5 | PCLKT5_7 | PB55C | 5 | PCLKT5_7 |
| AU26 | PB53D | 5 | PCLKC5_7 | PB55D | 5 | PCLKC5_7 |
| BA25 | PB55A | 5 | | PB57A | 5 | |
| BA24 | PB55B | 5 | | PB57B | 5 | |
| AU24 | PB55C | 5 | | PB57C | 5 | |
| AU25 | PB55D | 5 | | PB57D | 5 | |
| BB24 | PB56A | 5 | | PB58A | 5 | |
| BB25 | PB56B | 5 | | PB58B | 5 | |
| AM23 | PB56C | 5 | | PB58C | 5 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| BB12 | PB88B | 4 | | PB102B | 4 | |
| AM17 | PB88C | 4 | | PB102C | 4 | |
| AL17 | PB88D | 4 | | PB102D | 4 | |
| AW14 | PB89A | 4 | | PB103A | 4 | |
| AW13 | PB89B | 4 | | PB103B | 4 | |
| AP16 | PB89C | 4 | | PB103C | 4 | |
| AN16 | PB89D | 4 | | PB103D | 4 | |
| BA13 | PB91A | 4 | | PB105A | 4 | |
| BA12 | PB91B | 4 | | PB105B | 4 | |
| AU13 | PB91C | 4 | | PB105C | 4 | |
| AU12 | PB91D | 4 | | PB105D | 4 | |
| BB11 | PB92A | 4 | | PB106A | 4 | |
| BB10 | PB92B | 4 | | PB106B | 4 | |
| AP15 | PB92C | 4 | | PB106C | 4 | |
| AN15 | PB92D | 4 | | PB106D | 4 | |
| AV13 | PB93A | 4 | | PB107A | 4 | |
| AV12 | PB93B | 4 | | PB107B | 4 | |
| AT13 | PB93C | 4 | | PB107C | 4 | |
| AT12 | PB93D | 4 | | PB107D | 4 | |
| BA11 | PB95A | 4 | | PB109A | 4 | |
| BA10 | PB95B | 4 | | PB109B | 4 | |
| AR13 | PB95C | 4 | | PB109C | 4 | |
| AR12 | PB95D | 4 | | PB109D | 4 | |
| AY11 | PB96A | 4 | | PB110A | 4 | |
| AY10 | PB96B | 4 | | PB110B | 4 | |
| AP14 | PB96C | 4 | | PB110C | 4 | |
| AN14 | PB96D | 4 | | PB110D | 4 | |
| BB9 | PB97A | 4 | | PB111A | 4 | |
| BB8 | PB97B | 4 | | PB111B | 4 | |
| AU11 | PB97C | 4 | | PB111C | 4 | |
| AU10 | PB97D | 4 | | PB111D | 4 | |
| AW11 | PB99A | 4 | | PB113A | 4 | |
| AW10 | PB99B | 4 | | PB113B | 4 | |
| AJ16 | PB99C | 4 | | PB113C | 4 | |
| AJ17 | PB99D | 4 | | PB113D | 4 | |
| BA9 | PB100A | 4 | | PB114A | 4 | |
| BA8 | PB100B | 4 | | PB114B | 4 | |
| AM15 | PB100C | 4 | | PB114C | 4 | |
| AL15 | PB100D | 4 | | PB114D | 4 | |
| AV11 | PB101A | 4 | | PB115A | 4 | |
| AV10 | PB101B | 4 | | PB115B | 4 | |
| AP13 | PB101C | 4 | | PB115C | 4 | |
| AP12 | PB101D | 4 | | PB115D | 4 | |
| BB7 | PB103A | 4 | | PB117A | 4 | |
| BB6 | PB103B | 4 | | PB117B | 4 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| D1 | A_HDINN0_R | - | PCS 3E0 CH 0 IN N | A_HDINN0_R | - | PCS 3E0 CH 0 IN N |
| F1 | VCC12 | - | | VCC12 | - | |
| A3 | A_HDOUTP0_R | - | PCS 3E0 CH 0 OUT P | A_HDOUTP0_R | - | PCS 3E0 CH 0 OUT P |
| E1 | A_VDDOB0_R | - | | A_VDDOB0_R | - | |
| B3 | A_HDOUTN0_R | - | PCS 3E0 CH 0 OUT N | A_HDOUTN0_R | - | PCS 3E0 CH 0 OUT N |
| C2 | A_VDDOB1_R | - | | A_VDDOB1_R | - | |
| A4 | A_HDOUTN1_R | - | PCS 3E0 CH 1 OUT N | A_HDOUTN1_R | - | PCS 3E0 CH 1 OUT N |
| B2 | VCC12 | - | | VCC12 | - | |
| B4 | A_HDOUTP1_R | - | PCS 3E0 CH 1 OUT P | A_HDOUTP1_R | - | PCS 3E0 CH 1 OUT P |
| E3 | A_HDINN1_R | - | PCS 3E0 CH 1 IN N | A_HDINN1_R | - | PCS 3E0 CH 1 IN N |
| D3 | A_HDINP1_R | - | PCS 3E0 CH 1 IN P | A_HDINP1_R | - | PCS 3E0 CH 1 IN P |
| M10 | VCC12 | - | | VCC12 | - | |
| E2 | A_VDDIB1_R | - | | A_VDDIB1_R | - | |
| J11 | VCC12 | - | | VCC12 | - | |
| M11 | A_VDDIB2_R | - | | A_VDDIB2_R | - | |
| D4 | A_HDINP2_R | - | PCS 3E0 CH 2 IN P | A_HDINP2_R | - | PCS 3E0 CH 2 IN P |
| E4 | A_HDINN2_R | - | PCS 3E0 CH 2 IN N | A_HDINN2_R | - | PCS 3E0 CH 2 IN N |
| K9 | VCC12 | - | | VCC12 | - | |
| A5 | A_HDOUTP2_R | - | PCS 3E0 CH 2 OUT P | A_HDOUTP2_R | - | PCS 3E0 CH 2 OUT P |
| D2 | A_VDDOB2_R | - | | A_VDDOB2_R | - | |
| B5 | A_HDOUTN2_R | - | PCS 3E0 CH 2 OUT N | A_HDOUTN2_R | - | PCS 3E0 CH 2 OUT N |
| L10 | A_VDDOB3_R | - | | A_VDDOB3_R | - | |
| B6 | A_HDOUTN3_R | - | PCS 3E0 CH 3 OUT N | A_HDOUTN3_R | - | PCS 3E0 CH 3 OUT N |
| G6 | VCC12 | - | | VCC12 | - | |
| A6 | A_HDOUTP3_R | - | PCS 3E0 CH 3 OUT P | A_HDOUTP3_R | - | PCS 3E0 CH 3 OUT P |
| E5 | A_HDINN3_R | - | PCS 3E0 CH 3 IN N | A_HDINN3_R | - | PCS 3E0 CH 3 IN N |
| D5 | A_HDINP3_R | - | PCS 3E0 CH 3 IN P | A_HDINP3_R | - | PCS 3E0 CH 3 IN P |
| K12 | VCC12 | - | | VCC12 | - | |
| L13 | A_VDDIB3_R | - | | A_VDDIB3_R | - | |
| N14 | VCC12 | - | | VCC12 | - | |
| F9 | B_VDDIB0_R | - | | B_VDDIB0_R | - | |
| D6 | B_HDINP0_R | - | PCS 3E1 CH 0 IN P | B_HDINP0_R | - | PCS 3E1 CH 0 IN P |
| E6 | B_HDINN0_R | - | PCS 3E1 CH 0 IN N | B_HDINN0_R | - | PCS 3E1 CH 0 IN N |
| J8 | VCC12 | - | | VCC12 | - | |
| B7 | B_HDOUTP0_R | - | PCS 3E1 CH 0 OUT P | B_HDOUTP0_R | - | PCS 3E1 CH 0 OUT P |
| G4 | B_VDDOB0_R | - | | B_VDDOB0_R | - | |
| A7 | B_HDOUTN0_R | - | PCS 3E1 CH 0 OUT N | B_HDOUTN0_R | - | PCS 3E1 CH 0 OUT N |
| K8 | B_VDDOB1_R | - | | B_VDDOB1_R | - | |
| A8 | B_HDOUTN1_R | - | PCS 3E1 CH 1 OUT N | B_HDOUTN1_R | - | PCS 3E1 CH 1 OUT N |
| L9 | VCC12 | - | | VCC12 | - | |
| B8 | B_HDOUTP1_R | - | PCS 3E1 CH 1 OUT P | B_HDOUTP1_R | - | PCS 3E1 CH 1 OUT P |
| E7 | B_HDINN1_R | - | PCS 3E1 CH 1 IN N | B_HDINN1_R | - | PCS 3E1 CH 1 IN N |
| D7 | B_HDINP1_R | - | PCS 3E1 CH 1 IN P | B_HDINP1_R | - | PCS 3E1 CH 1 IN P |
| F10 | VCC12 | - | | VCC12 | - | |
| K13 | B_VDDIB1_R | - | | B_VDDIB1_R | - | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AG38 | NC | - | | PL95A | 6 | |
| AH38 | NC | - | | PL95B | 6 | |
| AJ39 | NC | - | | PL100A | 6 | |
| AK39 | NC | - | | PL100B | 6 | |
| AL41 | NC | - | | PL105A | 6 | |
| AM41 | NC | - | | PL105B | 6 | |
| AN40 | NC | - | | PL108A | 6 | |
| AM40 | NC | - | | PL108B | 6 | |
| AM39 | NC | - | | PL111A | 6 | |
| AN39 | NC | - | | PL111B | 6 | |
| AR42 | NC | - | | PL113A | 6 | |
| AT42 | NC | - | | PL113B | 6 | |
| AT1 | NC | - | | PR113B | 3 | |
| AR1 | NC | - | | PR113A | 3 | |
| AN4 | NC | - | | PR111B | 3 | |
| AM4 | NC | - | | PR111A | 3 | |
| AM3 | NC | - | | PR108B | 3 | |
| AN3 | NC | - | | PR108A | 3 | |
| AM2 | NC | - | | PR105B | 3 | |
| AL2 | NC | - | | PR105A | 3 | |
| AK4 | NC | - | | PR100B | 3 | |
| AJ4 | NC | - | | PR100A | 3 | |
| AH5 | NC | - | | PR95B | 3 | |
| AG5 | NC | - | | PR95A | 3 | |
| P6 | NC | - | | PR39B | 2 | |
| N6 | NC | - | | PR39A | 2 | |
| L3 | NC | - | | PR36B | 2 | |
| K3 | NC | - | | PR36A | 2 | |
| M5 | NC | - | | PR35A | 2 | |
| L4 | NC | - | | PR32B | 2 | |
| K4 | NC | - | | PR32A | 2 | |
| A2 | GND | - | | GND | - | |
| A41 | GND | - | | GND | - | |
| AA20 | GND | - | | GND | - | |
| AA23 | GND | - | | GND | - | |
| AA3 | GND | - | | GND | - | |
| AA39 | GND | - | | GND | - | |
| AB20 | GND | - | | GND | - | |
| AB23 | GND | - | | GND | - | |
| AB4 | GND | - | | GND | - | |
| AB40 | GND | - | | GND | - | |
| AC17 | GND | - | | GND | - | |
| AC19 | GND | - | | GND | - | |
| AC21 | GND | - | | GND | - | |
| AC22 | GND | - | | GND | - | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AB25 | VCC | - | | VCC | - | |
| AB26 | VCC | - | | VCC | - | |
| AC16 | VCC | - | | VCC | - | |
| AC18 | VCC | - | | VCC | - | |
| AC20 | VCC | - | | VCC | - | |
| AC23 | VCC | - | | VCC | - | |
| AC25 | VCC | - | | VCC | - | |
| AC27 | VCC | - | | VCC | - | |
| AD17 | VCC | - | | VCC | - | |
| AD19 | VCC | - | | VCC | - | |
| AD21 | VCC | - | | VCC | - | |
| AD22 | VCC | - | | VCC | - | |
| AD24 | VCC | - | | VCC | - | |
| AD26 | VCC | - | | VCC | - | |
| AE16 | VCC | - | | VCC | - | |
| AE18 | VCC | - | | VCC | - | |
| AE20 | VCC | - | | VCC | - | |
| AE21 | VCC | - | | VCC | - | |
| AE22 | VCC | - | | VCC | - | |
| AE23 | VCC | - | | VCC | - | |
| AE25 | VCC | - | | VCC | - | |
| AE27 | VCC | - | | VCC | - | |
| AF17 | VCC | - | | VCC | - | |
| AF19 | VCC | - | | VCC | - | |
| AF21 | VCC | - | | VCC | - | |
| AF22 | VCC | - | | VCC | - | |
| AF24 | VCC | - | | VCC | - | |
| AF26 | VCC | - | | VCC | - | |
| AG18 | VCC | - | | VCC | - | |
| AG20 | VCC | - | | VCC | - | |
| AG23 | VCC | - | | VCC | - | |
| AG25 | VCC | - | | VCC | - | |
| T18 | VCC | - | | VCC | - | |
| T20 | VCC | - | | VCC | - | |
| T23 | VCC | - | | VCC | - | |
| T25 | VCC | - | | VCC | - | |
| U17 | VCC | - | | VCC | - | |
| U19 | VCC | - | | VCC | - | |
| U21 | VCC | - | | VCC | - | |
| U22 | VCC | - | | VCC | - | |
| U24 | VCC | - | | VCC | - | |
| U26 | VCC | - | | VCC | - | |
| V16 | VCC | - | | VCC | - | |
| V18 | VCC | - | | VCC | - | |
| V20 | VCC | - | | VCC | - | |