

Welcome to [E-XFL.COM](#)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 20000 |
| Number of Logic Elements/Cells | 80000 |
| Total RAM Bits | 5816320 |
| Number of I/O | 904 |
| Number of Gates | - |
| Voltage - Supply | 0.95V ~ 1.26V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 1704-BBGA, FCBGA |
| Supplier Device Package | 1704-OFCBGA (42.5x42.5) |
| Purchase URL | https://www.e-xfl.com/product-detail/lattice-semiconductor/lfsc3ga80e-6ff1704c |

Figure 2-27. Output Termination Schemes












| Termination Type | Discrete Off-Chip Solution | Lattice On-Chip Solution |
|---|---|---|
| Series termination (controlled output impedance) |  |  |
| Parallel termination to V _{CCIO} or parallel driving end |  |  |
| Parallel termination to V _{CCIO} /2 driving end |  |  |
| Combined series + parallel termination to V _{CCIO} /2 at driving end (only series termination moved on-chip) |  |  |
| Combined series + parallel to V _{CCIO} /2 driving end |  |  |

Figure 2-32. PowerPCI and MPI Schematic

Configuration and Testing

The following section describes the configuration and testing features of the LatticeSC family of devices.

IEEE 1149.1-Compliant Boundary Scan Testability

All LatticeSC devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant test access port (TAP). This allows functional testing of the circuit board, on which the device is mounted, through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/Os: TDI, TDO, TCK and TMS. The test access port has its own supply voltage V_{CCJ} and can operate with LVCMOS33, 25 and 18 standards. For additional detail refer to technical information at the end of the data sheet.

Device Configuration

All LatticeSC devices contain three possible ports that can be used for device configuration. The serial port, which supports bit-wide configuration, and the sysCONFIG port that supports both byte-wide and serial configuration. The MPI port supports 8-bit, 16-bit or 32-bit configuration.

The serial port supports both the IEEE Std. 1149.1 Boundary Scan specification and the IEEE Std. 1532 In-System Configuration specification. The sysCONFIG port is a 20-pin interface with six of the I/Os used as dedicated pins and the rest being dual-use pins. When sysCONFIG mode is not used, these dual-use pins are available for general purpose I/O. All I/Os for the sysCONFIG and MPI ports are in I/O bank #1.

On power-up, the FPGA SRAM is ready to be configured with the sysCONFIG port active. The IEEE 1149.1 serial mode can be activated any time after power-up by sending the appropriate command through the TAP port. Once a configuration port is selected, that port is locked and another configuration port cannot be activated until the next re-initialization sequence. For additional detail refer to technical information at the end of the data sheet.

PURESPEED I/O Recommended Operating Conditions

| Standard | V_{CCIO} (V) | | | V_{REF} (V) | | |
|---|----------------|------------|-------|-----------------|----------------|-----------------|
| | Min. | Typ. | Max. | Min. | Typ. | Max. |
| LVC MOS 33 | 3.135 | 3.3 | 3.465 | — | — | — |
| LVC MOS 25 | 2.375 | 2.5 | 2.625 | — | — | — |
| LVC MOS 18 | 1.71 | 1.8 | 1.89 | — | — | — |
| LVC MOS 15 | 1.425 | 1.5 | 1.575 | — | — | — |
| LVC MOS 12 | 1.14 | 1.2 | 1.26 | — | — | — |
| LV TTL | 3.135 | 3.3 | 3.465 | — | — | — |
| PCI33 | 3.135 | 3.3 | 3.465 | — | — | — |
| PCIX33 | 3.135 | 3.3 | 3.465 | — | — | — |
| PCIX15 | 1.425 | 1.5 | 1.575 | 0.49 V_{CCIO} | 0.5 V_{CCIO} | 0.51 V_{CCIO} |
| AGP1X33 | 3.135 | 3.3 | 3.465 | — | — | — |
| AGP2X33 | 3.135 | 3.3 | 3.465 | 0.39 V_{CCIO} | 0.4 V_{CCIO} | 0.41 V_{CCIO} |
| SSTL18_I, II ³ | 1.71 | 1.8 | 1.89 | 0.833 | 0.9 | 0.969 |
| SSTL25_I, II ³ | 2.375 | 2.5 | 2.625 | 1.15 | 1.25 | 1.35 |
| SSTL33_I, II ³ | 3.135 | 3.3 | 3.465 | 1.3 | 1.5 | 1.7 |
| HSTL15_I, II ³ | 1.425 | 1.5 | 1.575 | 0.68 | 0.75 | 0.9 |
| HSTL15_III ^{1,3} and IV ^{1,3} | 1.425 | 1.5 | 1.575 | 0.68 | 0.9 | 0.9 |
| HSTL 18_I ³ , II ³ | 1.71 | 1.8 | 1.89 | 0.816 | 0.9 | 1.08 |
| HSTL 18_III ^{1,3} , IV ^{1,3} | 1.71 | 1.8 | 1.89 | 0.816 | 1.08 | 1.08 |
| GTL12 ^{1,3} , GTLPLUS15 ^{1,3} | — | — | — | 0.882 | 1.0 | 1.122 |
| LVDS | — | — | — | — | — | — |
| Mini-LVDS | — | — | — | — | — | — |
| RSDS | — | — | — | — | — | — |
| LVPECL33 (outputs) ² | 3.135 | 3.3 | 3.465 | — | — | — |
| LVPECL33 (inputs) ^{2,4} | — | ≤ 2.5 | — | — | — | — |
| BLVDS25 ^{2,3} | 2.375 | 2.5 | 2.625 | — | — | — |
| MLVDS25 ^{2,3} | 2.375 | 2.5 | 2.625 | — | — | — |
| SSTL18D_I ³ , II ³ | 1.71 | 1.8 | 1.89 | — | — | — |
| SSTL25D_I ³ , II ³ | 2.375 | 2.5 | 2.625 | — | — | — |
| SSTL33D_I ³ , II ³ | 3.135 | 3.3 | 3.465 | — | — | — |
| HSTL15D_I ³ , II ³ | 1.425 | 1.5 | 1.575 | — | — | — |
| HSTL18D_I ³ , II ³ | 1.71 | 1.8 | 1.89 | — | — | — |

1. Input only.

2. Inputs on chip. Outputs are implemented with the addition of external resistors.

3. Input for this standard does not depend on the value of V_{CCIO} .4. Inputs for this standard cannot be in 3.3V VCCIO banks ($\leq 2.5V$ only).

PURESPEED I/O Differential Electrical Characteristics**LVDS****Over Recommended Operating Conditions**

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Typ. | Max. | Units |
|-------------------------|--|---------------------------------------|-------------|-------------|-------------|--------------|
| V_{INP}, V_{INM} | Input voltage | | 0 | — | 2.4 | V |
| V_{THD} | Differential input threshold ($Q-\bar{Q}$) | | +/-100 | — | — | mV |
| V_{CM} | Input common mode voltage | | 0.05 | 1.2 | 2.35 | V |
| I_{IN} | Input current | Power on or power off | — | — | +/-10 | μ A |
| V_{OH} | Output high voltage for V_{OP} or V_{OM} | $R_T = 100$ Ohm | — | 1.38 | 1.60 | V |
| V_{OL} | Output low voltage for V_{OP} or V_{OM} | $R_T = 100$ Ohm | 0.9V | 1.03 | — | V |
| V_{OD} | Output voltage differential | $(V_{OP} - V_{OM}), R_T = 100$ Ohm | 250 | 350 | 450 | mV |
| ΔV_{OD} | Change in V_{OD} between high and low | | — | — | 50 | mV |
| V_{OS} | Output voltage offset | $(V_{OP} - V_{OM})/2, R_T = 100$ Ohm | 1.125 | 1.20 | 1.375 | V |
| ΔV_{OS} | Change in V_{OS} between H and L | | — | — | 50 | mV |
| I_{SAB} | Output short circuit current | $V_{OD} = 0$ V Driver outputs shorted | — | — | 12 | mA |
| T_R, T_F | Output rise and fall times, 20% to 80% | — | — | 500 | ps | T_R, T_F |

Notes:

1. Data is for 3.5mA differential current drive. Other differential driver current options are available.
2. If the low power mode of the input buffer is used, the minimum V_{CM} is 600 mV.

Mini-LVDS**Over Recommended Operating Conditions**

| Parameter Symbol | Description | Min. | Typ. | Max. | Units |
|-------------------------|---|---------------------|-------------|---------------------|--------------|
| Z_O | Single-ended PCB trace impedance | 30 | 50 | 75 | ohms |
| R_T | Differential termination resistance | 60 | 100 | 150 | ohms |
| V_{OD} | Output voltage, differential, $ V_{OP} - V_{OM} $ | 300 | — | 600 | mV |
| V_{OS} | Output voltage, common mode, $ V_{OP} + V_{OM} /2$ | 1 | 1.2 | 1.4 | V |
| ΔV_{OD} | Change in V_{OD} , between H and L | — | — | 50 | mV |
| ΔV_{ID} | Change in V_{OS} , between H and L | — | — | 50 | mV |
| V_{THD} | Input voltage, differential, $ V_{INP} - V_{INM} $ | 200 | — | 600 | mV |
| V_{CM} | Input voltage, common mode, $ V_{INP} + V_{INM} /2$ | $0.3 + (V_{THD}/2)$ | — | $2.1 - (V_{THD}/2)$ | |
| T_R, T_F | Output rise and fall times, 20% to 80% | — | — | 500 | ps |
| T_{ODUTY} | Output clock duty cycle | 45 | — | 55 | % |
| T_{IDUTY} | Input clock duty cycle | 40 | — | 60 | % |

Note: Data is for 6mA differential current drive. Other differential driver current options are available.

LatticeSC/M Internal Timing Parameters¹ (Continued)

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

| Parameter | Symbol | Description | -7 | | -6 | | -5 | | Units |
|------------------------------|-------------|--|--------|-------|--------|-------|--------|-------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| EBR Timing | | | | | | | | | |
| t _{CO_EBR} | CK_Q_DEL | Clock (Read) to output from Address or Data | — | 1.900 | — | 2.116 | — | 2.335 | ns |
| t _{COO_EBR} | CK_Q_DEL | Clock (Write) to output from EBR output Register | 0.390 | — | 0.444 | — | 0.498 | — | ns |
| t _{SUDATA_EBR} | D_CK_SET | Setup Data to EBR Memory (Write clk) | -0.173 | — | -0.192 | — | -0.210 | — | ns |
| t _{HDATA_EBR} | D_CK_HLD | Hold Data to EBR Memory (Write clk) | 0.276 | — | 0.305 | — | 0.335 | — | ns |
| t _{SUADDR_EBR} | A_CK_SET | Setup Address to EBR Memory (Write clk) | -0.165 | — | -0.182 | — | -0.200 | — | ns |
| t _{HADDR_EBR} | A_CK_HLD | Hold Address to EBR Memory (Write clk) | 0.269 | — | 0.298 | — | 0.327 | — | ns |
| t _{SUWREN_EBR} | CE_CK_SET | Setup Write/Read Enable to EBR Memory (Write/Read clk) | 0.225 | — | 0.226 | — | 0.226 | — | ns |
| t _{HWREN_EBR} | CE_CK_HLD | Hold Write/Read Enable to EBR Memory (write/read clk) | 0.073 | — | 0.095 | — | 0.116 | — | ns |
| t _{SUCE_EBR} | CS_CK_SET | Clock Enable Setup Time to EBR Output Register (Read clk) | 0.261 | — | 0.269 | — | 0.276 | — | ns |
| t _{HCE_EBR} | CS_CK_HLD | Clock Enable Hold Time to EBR Output Register (Read clk) | 0.023 | — | 0.039 | — | 0.055 | — | ns |
| t _{RSTO_EBR} | RESET_Q_DEL | Reset To Output Delay Time from EBR Output Register (asynchronous) | — | 0.589 | — | 0.673 | — | 0.757 | ns |
| Cycle Boosting Timing | | | | | | | | | |
| t _{DEL1} | DEL1 | Cycle boosting delay 1 applies to PIO, PFU, EBR | — | 0.480 | — | 0.524 | — | 0.570 | ns |
| t _{DEL2} | DEL2 | Cycle boosting delay 2 applies to PIO, PFU, EBR | — | 0.922 | — | 1.005 | — | 1.090 | ns |
| t _{DEL3} | DEL3 | Cycle boosting delay 3 applies to PIO, PFU, EBR | — | 1.366 | — | 1.488 | — | 1.612 | ns |

1. Complete timing parameters for a user design will be incorporated when running ispLEVER. This is a sampling of the key timing parameters.

Input Delay Block/AIL Timing

| Parameter | Description | Min. | Typ. | Max. | Units |
|---------------|----------------------|---|------|------|-------|
| t_{FDEL} | Fine delay time | 35 | 45 | 80 | ps |
| t_{CDEL} | Coarse delay time | 1120 | 1440 | 2560 | ps |
| $j_{t_{AIL}}$ | AIL jitter tolerance | 1 - ((N ¹ * t_{FDEL}) / (Clock Period)) | | | UI |

1. N = number of fine delays used in a particular AIL setting

GSR Timing

| Parameter | Description | VCC | -7 | | -6 | | -5 | | Units |
|-----------------------|---|-------|------|------|------|------|------|------|-------|
| | | | Min. | Max. | Min. | Max. | Min. | Max. | |
| $t_{SYNC_GSR_MAX}$ | Maximum operating frequency for synchronous GSR | 1.14V | — | 438 | — | 417 | — | 398 | MHz |
| | | 0.95V | — | 378 | — | 355 | — | 337 | MHz |
| $t_{ASYNC_GSR_MPW}$ | Minimum pulse width of asynchronous input | — | — | — | — | — | 3.3 | — | ns |

Note: Synchronous GSR goes out of reset in two cycles from the clock edge where the setup time of the FF was met.

Internal System Bus Timing


| Parameter | Description | -7 | | -6 | | -5 | | Units |
|------------|---|------|------|------|------|------|------|-------|
| | | Min. | Max. | Min. | Max. | Min. | Max. | |
| t_{HCLK} | Maximum operating frequency for internal system bus HCLK. | — | 200 | — | 200 | — | 200 | MHz |

Note: There is no minimum frequency. If HCLK is sourced from the embedded oscillator, the minimum frequency limitation of the oscillator/divider is about 0.3 MHz. Refer to the oscillator data for missing configuration modes.

Timing Diagrams

PFU Timing Diagrams


Figure 3-4. Slice Single/Dual Port Write Cycle Timing



Notes:

- Rising Edge for latching WREN, WAD and DATAIN.
- WREN must continue past falling edge clock.
- Data output occurs on negative edge.

Figure 3-5. Slice Single/Dual Port Read Cycle Timing



Signal Descriptions (Cont.)

| Signal Name | I/O | Description |
|---|-----|---|
| PROBE_GND | — | GND signal - Connected to internal VSS node. Can be used for feedback to control an external board power converter. Can be unconnected if not used. |
| PLL and Clock Functions (Used as user-programmable I/O pins when not in use for PLL, DLL or clock pins.) | | |
| [LOC]_PLL[T, C]_FB_[A/B] | I | PLL feedback input. Pull-ups are enabled on input pins during configuration. [LOC] indicates the corner the PLL is located in: ULC (upper left), URC (upper right), LLC (lower left) and LRC (lower right). [T, C] indicates whether input is true or complement. [A, B] indicates PLL reference within the corner. |
| [LOC]_DLL[T, C]_FB_[C, D, E, F] | I | DLL feedback input. Pull-ups are enabled on input pins during configuration. [LOC] indicates the corner the DLL is located in: ULC (upper left), URC (upper right), LLC (lower left) and LRC (lower right). [T/C] indicates whether input is true or complement. [C, D, E, F] indicates DLL reference within a corner. Note: E and F are only available on the lower corners. |
| [LOC]_PLL[T, C]_IN[A/B] | I | PLL reference clock input. Pull-ups are enabled on input pins during configuration. [LOC] indicates the corner the PLL is located in: ULC (upper left corner), URC (upper right corner), LLC (lower left corner) and LRC (lower right corner). [T, C] indicates whether input is true or complement. [A, B] indicates PLL reference within the corner. |
| [LOC]_DLL[T, C]_IN[C, D, E, F] | | DLL reference clock inputs. Pull-ups are enabled on input pins during configuration. [LOC] indicates the corner the DLL is located in: ULC (upper left corner), URC (upper right corner), LLC (lower left corner) and LRC (lower right corner). [T/C] indicates whether input is true or complement. [C, D, E, F] indicates DLL reference within a corner. Note: E and F are only available on the lower corners. PCKLxy_[0:3] can drive primary clocks, edge clocks, and CLKDIVs. PCLKxy_[4:7] can only drive edge clocks. |
| PCLKxy_z | | General clock inputs. x indicates whether T (true) or C (complement). y indicates the I/O bank the clock is associated with. z indicates the clock number within a bank. |
| Test and Programming (Dedicated pins. Pull-up is enabled on input pins during configuration.) | | |
| TMS | I | Test Mode Select input, used to control the 1149.1 state machine. |
| TCK | I | Test Clock input pin, used to clock the 1149.1 state machine. |
| TDI | I | Test Data in pin, used to load data into device using 1149.1 state machine. After power-up, this TAP port can be activated for configuration by sending appropriate command. (Note: once a configuration port is selected it is locked. Another configuration port cannot be selected until the power-up sequence). |
| TDO | O | Output pin - Test Data out pin used to shift data out of device using 1149.1. |
| Configuration Pads (Dedicated pins. Used during sysCONFIG.) | | |
| M[3:0] | I | Mode pins used to specify configuration modes values latched on rising edge of INITN. |
| INITN | I/O | Open Drain pin - Indicates the FPGA is ready to be configured. During configuration, a pull-up is enabled that will pull the I/O above 1.5V. |
| PROGRAMN | I | Initiates configuration sequence when asserted low. This pin always has an active pull-up. |
| DONE | I/O | Open Drain pin - Indicates that the configuration sequence is complete, and the startup sequence is in progress. |
| CCLK | I/O | Configuration Clock for configuring an FPGA in sysCONFIG mode. |

Pin Information Summary (Cont.)

| Pin Type | 1152 fcBGA | | | 1704 fcBGA | |
|---|------------------|----------|-----------|------------|-----------|
| | LFSC/M40 | LFSC/M80 | LFSC/M115 | LFSC/M80 | LFSC/M115 |
| Single Ended User I/O | 604 | 660 | 660 | 904 | 942 |
| Differential Pair User I/O | 302 | 330 | 330 | 452 | 470 |
| LVDS Output Pairs | 78 | 102 | 102 | 114 | 132 |
| Configuration | Dedicated | 11 | 11 | 11 | 11 |
| | Muxes/MPI sysBus | 72 | 72 | 72 | 72 |
| JTAG (excluding VCCJ) | 4 | 4 | 4 | 4 | 4 |
| Dedicated Pins | 4 | 4 | 4 | 4 | 4 |
| VCC | 44 | 44 | 44 | 76 | 76 |
| VCC12 | 52 | 52 | 52 | 88 | 88 |
| VCCAUX | 38 | 38 | 38 | 52 | 52 |
| VCCIO | Bank 1 | 10 | 10 | 10 | 10 |
| | Bank 2 | 9 | 9 | 12 | 12 |
| | Bank 3 | 12 | 12 | 14 | 14 |
| | Bank 4 | 12 | 12 | 14 | 14 |
| | Bank 5 | 12 | 12 | 14 | 14 |
| | Bank 6 | 12 | 12 | 14 | 14 |
| | Bank 7 | 9 | 9 | 12 | 12 |
| VTT | Bank 2 | 3 | 3 | 4 | 4 |
| | Bank 3 | 3 | 3 | 4 | 4 |
| | Bank 4 | 3 | 3 | 5 | 5 |
| | Bank 5 | 3 | 3 | 5 | 5 |
| | Bank 6 | 3 | 3 | 4 | 4 |
| | Bank 7 | 3 | 3 | 4 | 4 |
| GND | 130 | 130 | 130 | 184 | 184 |
| NC | 62 | 6 | 6 | 52 | 14 |
| Single Ended User / Differential I/O per Bank | Bank 1 | 80/40 | 80/40 | 80/40 | 80/40 |
| | Bank 2 | 60/30 | 76/38 | 76/38 | 96/48 |
| | Bank 3 | 96/48 | 108/54 | 108/54 | 132/66 |
| | Bank 4 | 106/53 | 106/53 | 106/53 | 184/92 |
| | Bank 5 | 106/53 | 106/53 | 106/53 | 184/92 |
| | Bank 6 | 96/48 | 108/54 | 108/54 | 132/66 |
| | Bank 7 | 60/30 | 76/38 | 76/38 | 96/48 |
| LVDS Output Pairs Per Bank | Bank 2 | 15 | 21 | 21 | 27 |
| | Bank 3 | 24 | 30 | 30 | 39 |
| | Bank 6 | 24 | 30 | 30 | 39 |
| | Bank 7 | 15 | 21 | 21 | 27 |
| VCCJ | 1 | 1 | 1 | 1 | 1 |
| SERDES (signal + power supply) | 108 | 108 | 108 | 212 | 212 |
| Total | 1152 | 1152 | 1152 | 1704 | 1704 |

LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA^{1,2} (Cont.)

| Ball Number | LFSC/M15 | | | LFSC/M25 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| P22 | VCCIO2 | - | | VCCIO2 | - | |
| R22 | VCCIO2 | - | | VCCIO2 | - | |
| AA23 | VCCIO3 | - | | VCCIO3 | - | |
| AA24 | VCCIO3 | - | | VCCIO3 | - | |
| AB23 | VCCIO3 | - | | VCCIO3 | - | |
| AB24 | VCCIO3 | - | | VCCIO3 | - | |
| T22 | VCCIO3 | - | | VCCIO3 | - | |
| U22 | VCCIO3 | - | | VCCIO3 | - | |
| V22 | VCCIO3 | - | | VCCIO3 | - | |
| W22 | VCCIO3 | - | | VCCIO3 | - | |
| Y22 | VCCIO3 | - | | VCCIO3 | - | |
| Y23 | VCCIO3 | - | | VCCIO3 | - | |
| Y24 | VCCIO3 | - | | VCCIO3 | - | |
| AB16 | VCCIO4 | - | | VCCIO4 | - | |
| AB17 | VCCIO4 | - | | VCCIO4 | - | |
| AB18 | VCCIO4 | - | | VCCIO4 | - | |
| AB19 | VCCIO4 | - | | VCCIO4 | - | |
| AB20 | VCCIO4 | - | | VCCIO4 | - | |
| AC20 | VCCIO4 | - | | VCCIO4 | - | |
| AC21 | VCCIO4 | - | | VCCIO4 | - | |
| AC22 | VCCIO4 | - | | VCCIO4 | - | |
| AD20 | VCCIO4 | - | | VCCIO4 | - | |
| AD21 | VCCIO4 | - | | VCCIO4 | - | |
| AD22 | VCCIO4 | - | | VCCIO4 | - | |
| AB11 | VCCIO5 | - | | VCCIO5 | - | |
| AB12 | VCCIO5 | - | | VCCIO5 | - | |
| AB13 | VCCIO5 | - | | VCCIO5 | - | |
| AB14 | VCCIO5 | - | | VCCIO5 | - | |
| AB15 | VCCIO5 | - | | VCCIO5 | - | |
| AC10 | VCCIO5 | - | | VCCIO5 | - | |
| AC11 | VCCIO5 | - | | VCCIO5 | - | |
| AC9 | VCCIO5 | - | | VCCIO5 | - | |
| AD10 | VCCIO5 | - | | VCCIO5 | - | |
| AD11 | VCCIO5 | - | | VCCIO5 | - | |
| AD9 | VCCIO5 | - | | VCCIO5 | - | |
| AA7 | VCCIO6 | - | | VCCIO6 | - | |
| AA8 | VCCIO6 | - | | VCCIO6 | - | |
| AB7 | VCCIO6 | - | | VCCIO6 | - | |
| AB8 | VCCIO6 | - | | VCCIO6 | - | |
| T9 | VCCIO6 | - | | VCCIO6 | - | |
| U9 | VCCIO6 | - | | VCCIO6 | - | |
| V9 | VCCIO6 | - | | VCCIO6 | - | |
| W9 | VCCIO6 | - | | VCCIO6 | - | |
| Y7 | VCCIO6 | - | | VCCIO6 | - | |
| Y8 | VCCIO6 | - | | VCCIO6 | - | |

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M25 | | | LFSC/M40 | | |
|-------------|---------------|------------|-----------------------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| Y24 | PL48C | 6 | | PL61C | 6 | |
| Y23 | PL48D | 6 | | PL61D | 6 | |
| AD29 | PL49A | 6 | | PL62A | 6 | |
| AD30 | PL49B | 6 | | PL62B | 6 | |
| AF28 | PL49C | 6 | | PL62C | 6 | |
| AE28 | PL49D | 6 | | PL62D | 6 | |
| AC28 | PL51A | 6 | | PL65A | 6 | |
| AD28 | PL51B | 6 | | PL65B | 6 | |
| AB26 | PL51C | 6 | | PL65C | 6 | |
| AC26 | PL51D | 6 | VREF2_6 | PL65D | 6 | VREF2_6 |
| AC32 | PL52A | 6 | | PL66A | 6 | |
| AD32 | PL52B | 6 | | PL66B | 6 | |
| AA24 | PL52C | 6 | | PL66C | 6 | |
| AA23 | PL52D | 6 | | PL66D | 6 | |
| AE30 | PL53A | 6 | | PL67A | 6 | |
| AE29 | PL53B | 6 | | PL67B | 6 | |
| AC25 | PL53C | 6 | | PL67C | 6 | |
| AB25 | PL53D | 6 | | PL67D | 6 | |
| AE31 | PL55A | 6 | | PL69A | 6 | |
| AE32 | PL55B | 6 | | PL69B | 6 | |
| AE26 | PL55C | 6 | LLC_DLLT_IN_E/LLC_DLLT_FB_F | PL69C | 6 | LLC_DLLT_IN_E/LLC_DLLT_FB_F |
| AE27 | PL55D | 6 | LLC_DLLC_IN_E/LLC_DLLC_FB_F | PL69D | 6 | LLC_DLLC_IN_E/LLC_DLLC_FB_F |
| AF32 | PL56A | 6 | | PL70A | 6 | |
| AF31 | PL56B | 6 | | PL70B | 6 | |
| AC24 | PL56C | 6 | | PL70C | 6 | |
| AD25 | PL56D | 6 | | PL70D | 6 | |
| AG32 | PL57A | 6 | LLC_DLLT_IN_F/LLC_DLLT_FB_E | PL71A | 6 | LLC_DLLT_IN_F/LLC_DLLT_FB_E |
| AG31 | PL57B | 6 | LLC_DLLC_IN_F/LLC_DLLC_FB_E | PL71B | 6 | LLC_DLLC_IN_F/LLC_DLLC_FB_E |
| AC23 | PL57C | 6 | LLC_PLLT_IN_B/LLC_PLLT_FB_A | PL71C | 6 | LLC_PLLT_IN_B/LLC_PLLT_FB_A |
| AD24 | PL57D | 6 | LLC_PLLC_IN_B/LLC_PLLC_FB_A | PL71D | 6 | LLC_PLLC_IN_B/LLC_PLLC_FB_A |
| AH32 | XRES | - | | XRES | - | |
| AH31 | TEMP | 6 | | TEMP | 6 | |
| AJ32 | PB3A | 5 | LLC_PLLT_IN_A/LLC_PLLT_FB_B | PB3A | 5 | LLC_PLLT_IN_A/LLC_PLLT_FB_B |
| AK32 | PB3B | 5 | LLC_PLLC_IN_A/LLC_PLLC_FB_B | PB3B | 5 | LLC_PLLC_IN_A/LLC_PLLC_FB_B |
| AF27 | PB3C | 5 | LLC_DLLT_IN_C/LLC_DLLT_FB_D | PB3C | 5 | LLC_DLLT_IN_C/LLC_DLLT_FB_D |
| AG28 | PB3D | 5 | LLC_DLLC_IN_C/LLC_DLLC_FB_D | PB3D | 5 | LLC_DLLC_IN_C/LLC_DLLC_FB_D |
| AK31 | PB4A | 5 | LLC_DLLT_IN_D/LLC_DLLT_FB_C | PB4A | 5 | LLC_DLLT_IN_D/LLC_DLLT_FB_C |
| AL31 | PB4B | 5 | LLC_DLLC_IN_D/LLC_DLLC_FB_C | PB4B | 5 | LLC_DLLC_IN_D/LLC_DLLC_FB_C |
| AE25 | PB4C | 5 | | PB4C | 5 | |
| AE24 | PB4D | 5 | | PB4D | 5 | |
| AK30 | PB5A | 5 | | PB5A | 5 | |
| AL30 | PB5B | 5 | | PB5B | 5 | |
| AD23 | PB5C | 5 | | PB5C | 5 | |
| AE23 | PB5D | 5 | VREF1_5 | PB5D | 5 | VREF1_5 |
| AK29 | PB7A | 5 | | PB7A | 5 | |
| AL29 | PB7B | 5 | | PB7B | 5 | |
| AF26 | PB7C | 5 | | PB7C | 5 | |
| AF25 | PB7D | 5 | | PB7D | 5 | |
| AJ28 | PB8A | 5 | | PB8A | 5 | |
| AK28 | PB8B | 5 | | PB8B | 5 | |

LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M25 | | | LFSC/M40 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| B1 | GND | - | | GND | - | |
| B32 | GND | - | | GND | - | |
| C11 | GND | - | | GND | - | |
| C12 | GND | - | | GND | - | |
| C16 | GND | - | | GND | - | |
| C21 | GND | - | | GND | - | |
| C22 | GND | - | | GND | - | |
| C24 | GND | - | | GND | - | |
| C25 | GND | - | | GND | - | |
| C26 | GND | - | | GND | - | |
| C27 | GND | - | | GND | - | |
| C29 | GND | - | | GND | - | |
| C3 | GND | - | | GND | - | |
| C30 | GND | - | | GND | - | |
| C4 | GND | - | | GND | - | |
| C6 | GND | - | | GND | - | |
| C7 | GND | - | | GND | - | |
| C8 | GND | - | | GND | - | |
| C9 | GND | - | | GND | - | |
| D17 | GND | - | | GND | - | |
| F18 | GND | - | | GND | - | |
| F3 | GND | - | | GND | - | |
| F30 | GND | - | | GND | - | |
| F9 | GND | - | | GND | - | |
| G15 | GND | - | | GND | - | |
| G24 | GND | - | | GND | - | |
| G29 | GND | - | | GND | - | |
| G3 | GND | - | | GND | - | |
| J14 | GND | - | | GND | - | |
| J22 | GND | - | | GND | - | |
| J26 | GND | - | | GND | - | |
| J6 | GND | - | | GND | - | |
| K11 | GND | - | | GND | - | |
| K19 | GND | - | | GND | - | |
| K30 | GND | - | | GND | - | |
| K4 | GND | - | | GND | - | |
| L23 | GND | - | | GND | - | |
| L9 | GND | - | | GND | - | |
| M13 | GND | - | | GND | - | |
| M15 | GND | - | | GND | - | |
| M18 | GND | - | | GND | - | |
| M20 | GND | - | | GND | - | |
| M27 | GND | - | | GND | - | |
| M7 | GND | - | | GND | - | |
| N12 | GND | - | | GND | - | |
| N14 | GND | - | | GND | - | |
| N19 | GND | - | | GND | - | |
| N21 | GND | - | | GND | - | |
| N29 | GND | - | | GND | - | |
| N3 | GND | - | | GND | - | |

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| C32 | VCC12 | - | | VCC12 | - | |
| E34 | NC | - | | PL22A | 7 | |
| F34 | NC | - | | PL22B | 7 | |
| F33 | NC | - | | PL24A | 7 | |
| G33 | NC | - | | PL24B | 7 | |
| K30 | NC | - | | PL25A | 7 | |
| L30 | NC | - | | PL25B | 7 | |
| G34 | NC | - | | PL26A | 7 | |
| H34 | NC | - | | PL26B | 7 | |
| M32 | NC | - | | PL39A | 7 | |
| N32 | NC | - | | PL39B | 7 | |
| P28 | NC | - | | PL39C | 7 | |
| R28 | NC | - | | PL39D | 7 | |
| J34 | NC | - | | PL41A | 7 | |
| K34 | NC | - | | PL41B | 7 | |
| P30 | NC | - | | PL41C | 7 | |
| R30 | NC | - | | PL41D | 7 | |
| W34 | NC | - | | PL59A | 6 | |
| Y34 | NC | - | | PL59B | 6 | |
| W32 | NC | - | | PL61A | 6 | |
| Y32 | NC | - | | PL61B | 6 | |
| AA34 | NC | - | | PL64A | 6 | |
| AB34 | NC | - | | PL64B | 6 | |
| AC34 | NC | - | | PL67A | 6 | |
| AD34 | NC | - | | PL67B | 6 | |
| Y30 | NC | - | | PL68A | 6 | |
| AA30 | NC | - | | PL68B | 6 | |
| AB33 | NC | - | | PL69A | 6 | |
| AC33 | NC | - | | PL69B | 6 | |
| AC2 | NC | - | | PR69B | 3 | |
| AB2 | NC | - | | PR69A | 3 | |
| AA5 | NC | - | | PR68B | 3 | |
| Y5 | NC | - | | PR68A | 3 | |
| AD1 | NC | - | | PR67B | 3 | |
| AC1 | NC | - | | PR67A | 3 | |
| AB1 | NC | - | | PR64B | 3 | |
| AA1 | NC | - | | PR64A | 3 | |
| Y3 | NC | - | | PR61B | 3 | |
| W3 | NC | - | | PR61A | 3 | |
| Y1 | NC | - | | PR59B | 3 | |
| W1 | NC | - | | PR59A | 3 | |
| R5 | NC | - | | PR41D | 2 | |
| P5 | NC | - | | PR41C | 2 | |
| K1 | NC | - | | PR41B | 2 | |
| J1 | NC | - | | PR41A | 2 | |

LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M40 | | | LFSC/M80 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| AC19 | VTT_5 | 5 | | VTT_5 | 5 | |
| AC20 | VTT_5 | 5 | | VTT_5 | 5 | |
| AD22 | VTT_5 | 5 | | VTT_5 | 5 | |
| AB24 | VTT_6 | 6 | | VTT_6 | 6 | |
| W23 | VTT_6 | 6 | | VTT_6 | 6 | |
| Y23 | VTT_6 | 6 | | VTT_6 | 6 | |
| N24 | VTT_7 | 7 | | VTT_7 | 7 | |
| R23 | VTT_7 | 7 | | VTT_7 | 7 | |
| T23 | VTT_7 | 7 | | VTT_7 | 7 | |
| M12 | VDDAX25_R | - | | VDDAX25_R | - | |
| M23 | VDDAX25_L | - | | VDDAX25_L | - | |
| Y16 | GND | - | | GND | - | |
| Y14 | GND | - | | GND | - | |
| N21 | VCC12 | - | | VCC12 | - | |
| P22 | VCC12 | - | | VCC12 | - | |
| AA22 | VCC12 | - | | VCC12 | - | |
| AB21 | VCC12 | - | | VCC12 | - | |
| AB14 | VCC12 | - | | VCC12 | - | |
| AA13 | VCC12 | - | | VCC12 | - | |
| P13 | VCC12 | - | | VCC12 | - | |
| N14 | VCC12 | - | | VCC12 | - | |
| G26 | NC | - | | NC | - | |
| G9 | NC | - | | NC | - | |
| J12 | NC | - | | NC | - | |
| H12 | NC | - | | NC | - | |
| H23 | NC | - | | NC | - | |
| J23 | NC | - | | NC | - | |

1. Differential pair grouping within a PCI is A (True) and B (complement) and C (True) and D (Complement).

2. The LatticeSC/M40 and LatticeSC/M80 in an 1152-pin package support a 32-bit MPI interface.

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1, 2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function |
| AL4 | PR117B | 3 | LRC_DLLC_IN_F/LRC_DLLC_FB_E |
| AL3 | PR117A | 3 | LRC_DLLT_IN_F/LRC_DLLT_FB_E |
| AD10 | PR116D | 3 | |
| AD9 | PR116C | 3 | |
| AH4 | PR116B | 3 | |
| AJ4 | PR116A | 3 | |
| AK5 | PR115D | 3 | LRC_DLLC_IN_E/LRC_DLLC_FB_F |
| AJ5 | PR115C | 3 | LRC_DLLT_IN_E/LRC_DLLT_FB_F |
| AM1 | PR115B | 3 | |
| AL1 | PR115A | 3 | |
| AH5 | PR112D | 3 | |
| AG5 | PR112C | 3 | |
| AL2 | PR112B | 3 | |
| AK2 | PR112A | 3 | |
| AB9 | PR109D | 3 | |
| AC9 | PR109C | 3 | |
| AH1 | PR109B | 3 | |
| AG1 | PR109A | 3 | |
| AE8 | PR107D | 3 | VREF2_3 |
| AD8 | PR107C | 3 | |
| AJ3 | PR107B | 3 | |
| AH3 | PR107A | 3 | |
| AD7 | PR104D | 3 | |
| AC7 | PR104C | 3 | |
| AJ2 | PR104B | 3 | |
| AH2 | PR104A | 3 | |
| AF6 | PR103D | 3 | |
| AF5 | PR103C | 3 | |
| AF4 | PR103B | 3 | |
| AE4 | PR103A | 3 | |
| AD6 | PR99D | 3 | |
| AC6 | PR99C | 3 | |
| AG2 | PR99B | 3 | |
| AF2 | PR99A | 3 | |
| AC8 | PR98D | 3 | |
| AB8 | PR98C | 3 | |
| AK1 | PR98B | 3 | |
| AJ1 | PR98A | 3 | |
| AB10 | PR96D | 3 | |
| AA10 | PR96C | 3 | |
| AF3 | PR96B | 3 | |
| AE3 | PR96A | 3 | |
| AE5 | PR94D | 3 | |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1, 2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|-----------------------------|
| | Ball Function | VCCIO Bank | Dual Function |
| J3 | PR45A | 2 | |
| M8 | PR43D | 2 | DIFFR_2 |
| L8 | PR43C | 2 | VREF1_2 |
| K4 | PR43B | 2 | |
| J4 | PR43A | 2 | |
| M7 | PR26D | 2 | |
| L7 | PR26C | 2 | |
| J5 | PR26B | 2 | |
| H5 | PR26A | 2 | |
| N9 | PR19D | 2 | |
| P9 | PR19C | 2 | |
| G3 | PR19B | 2 | |
| F3 | PR19A | 2 | |
| J6 | PR18D | 2 | VREF2_2 |
| H6 | PR18C | 2 | |
| E2 | PR18B | 2 | URC_DLLC_IN_D/URC_DLLC_FB_C |
| D2 | PR18A | 2 | URC_DLDT_IN_D/URC_DLDT_FB_C |
| P10 | PR17D | 2 | URC_PLLC_IN_B/URC_PLLC_FB_A |
| N10 | PR17C | 2 | URC_PLLT_IN_B/URC_PLLT_FB_A |
| G4 | PR17B | 2 | URC_DLLC_IN_C/URC_DLLC_FB_D |
| F4 | PR17A | 2 | URC_DLDT_IN_C/URC_DLDT_FB_D |
| J7 | PR15D | 2 | |
| H7 | PR15C | 2 | |
| G5 | PR15B | 2 | URC_PLLC_IN_A/URC_PLLC_FB_B |
| F5 | PR15A | 2 | URC_PLLT_IN_A/URC_PLLT_FB_B |
| C2 | VCCJ | - | |
| M9 | TDO | - | TDO |
| L9 | TMS | - | |
| D1 | TCK | - | |
| C1 | TDI | - | |
| J8 | PROGRAMN | 1 | |
| K8 | MPIIRQN | 1 | CFGIRQN/MPI_IRQ_N |
| B2 | CCLK | 1 | |
| H9 | RESP_URC | - | |
| H10 | VCC12 | - | |
| H8 | A_REFCLKN_R | - | |
| G8 | A_REFCLKP_R | - | |
| C3 | VCC12 | - | |
| D3 | A_VDDIB0_R | - | |
| A3 | A_HDINP0_R | - | PCS 3E0 CH 0 IN P |
| B3 | A_HDINN0_R | - | PCS 3E0 CH 0 IN N |
| E5 | VCC12 | - | |
| A4 | A_HDOUTP0_R | - | PCS 3E0 CH 0 OUT P |

LFSC/M115 Logic Signal Connections: 1152 fcBGA^{1, 2}

| Ball Number | LFSC/M115 | | |
|-------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function |
| H34 | PL40B | 7 | |
| M32 | PL53A | 7 | |
| N32 | PL53B | 7 | |
| P28 | PL53C | 7 | |
| R28 | PL53D | 7 | |
| J34 | PL55A | 7 | |
| K34 | PL55B | 7 | |
| P30 | PL55C | 7 | |
| R30 | PL55D | 7 | |
| W34 | PL73A | 6 | |
| Y34 | PL73B | 6 | |
| W32 | PL75A | 6 | |
| Y32 | PL75B | 6 | |
| AA34 | PL78A | 6 | |
| AB34 | PL78B | 6 | |
| AC34 | PL81A | 6 | |
| AD34 | PL81B | 6 | |
| Y30 | PL82A | 6 | |
| AA30 | PL82B | 6 | |
| AB33 | PL83A | 6 | |
| AC33 | PL83B | 6 | |
| AC2 | PR83B | 3 | |
| AB2 | PR83A | 3 | |
| AA5 | PR82B | 3 | |
| Y5 | PR82A | 3 | |
| AD1 | PR81B | 3 | |
| AC1 | PR81A | 3 | |
| AB1 | PR78B | 3 | |
| AA1 | PR78A | 3 | |
| Y3 | PR75B | 3 | |
| W3 | PR75A | 3 | |
| Y1 | PR73B | 3 | |
| W1 | PR73A | 3 | |
| R5 | PR55D | 2 | |
| P5 | PR55C | 2 | |
| K1 | PR55B | 2 | |
| J1 | PR55A | 2 | |
| R7 | PR53D | 2 | |
| P7 | PR53C | 2 | |
| N3 | PR53B | 2 | |
| M3 | PR53A | 2 | |
| H1 | PR40B | 2 | |
| G1 | PR40A | 2 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|---------------|---------------|------------|---------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| W33 | PL42C | 7 | | PL56C | 7 | |
| Y33 | PL42D | 7 | | PL56D | 7 | |
| W37 | PL43A | 7 | | PL57A | 7 | |
| Y37 | PL43B | 7 | | PL57B | 7 | |
| Y32 | PL43C | 7 | | PL57C | 7 | |
| AA32 | PL43D | 7 | | PL57D | 7 | |
| U38 | PL46A | 7 | | PL60A | 7 | |
| V38 | PL46B | 7 | | PL60B | 7 | |
| W34 | PL46C | 7 | | PL60C | 7 | |
| Y34 | PL46D | 7 | | PL60D | 7 | |
| T40 | PL47A | 7 | PCLKT7_1 | PL61A | 7 | PCLKT7_1 |
| U40 | PL47B | 7 | PCLKC7_1 | PL61B | 7 | PCLKC7_1 |
| AA33 | PL47C | 7 | PCLKT7_3 | PL61C | 7 | PCLKT7_3 |
| AB33 | PL47D | 7 | PCLKC7_3 | PL61D | 7 | PCLKC7_3 |
| R42 | PL48A | 7 | PCLKT7_0 | PL62A | 7 | PCLKT7_0 |
| T42 | PL48B | 7 | PCLKC7_0 | PL62B | 7 | PCLKC7_0 |
| AA34 | PL48C | 7 | PCLKT7_2 | PL62C | 7 | PCLKT7_2 |
| AB34 | PL48D | 7 | PCLKC7_2 | PL62D | 7 | PCLKC7_2 |
| U41 | PL50A | 6 | PCLKT6_0 | PL64A | 6 | PCLKT6_0 |
| V41 | PL50B | 6 | PCLKC6_0 | PL64B | 6 | PCLKC6_0 |
| V36 | PL50C | 6 | PCLKT6_1 | PL64C | 6 | PCLKT6_1 |
| W36 | PL50D | 6 | PCLKC6_1 | PL64D | 6 | PCLKC6_1 |
| U42 | PL51A | 6 | | PL65A | 6 | |
| V42 | PL51B | 6 | | PL65B | 6 | |
| AB31 | PL51C | 6 | PCLKT6_3 | PL65C | 6 | PCLKT6_3 |
| AC31 | PL51D | 6 | PCLKC6_3 | PL65D | 6 | PCLKC6_3 |
| W38 | PL52A | 6 | | PL66A | 6 | |
| Y38 | PL52B | 6 | | PL66B | 6 | |
| AA35 | PL52C | 6 | PCLKT6_2 | PL66C | 6 | PCLKT6_2 |
| AB35 | PL52D | 6 | PCLKC6_2 | PL66D | 6 | PCLKC6_2 |
| W39 | PL55A | 6 | | PL69A | 6 | |
| Y39 | PL55B | 6 | | PL69B | 6 | |
| AB32 | PL55C | 6 | VREF1_6 | PL69C | 6 | VREF1_6 |
| AC32 | PL55D | 6 | | PL69D | 6 | |
| W40 | PL56A | 6 | | PL70A | 6 | |
| Y40 | PL56B | 6 | | PL70B | 6 | |
| AA36 | PL56C | 6 | | PL70C | 6 | |
| AB36 | PL56D | 6 | | PL70D | 6 | |
| W41 | PL57A | 6 | | PL71A | 6 | |
| Y41 | PL57B | 6 | | PL71B | 6 | |
| AA37 | PL57C | 6 | | PL71C | 6 | |
| AB37 | PL57D | 6 | | PL71D | 6 | |
| W42 | PL59A | 6 | | PL73A | 6 | |
| Y42 | PL59B | 6 | | PL73B | 6 | |
| AC33 | PL59C | 6 | | PL73C | 6 | |

LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA^{1,2} (Cont.)

| Ball Number | LFSC/M80 | | | LFSC/M115 | | |
|-------------|---------------|------------|--------------------|---------------|------------|--------------------|
| | Ball Function | VCCIO Bank | Dual Function | Ball Function | VCCIO Bank | Dual Function |
| F5 | VCC12 | - | | VCC12 | - | |
| B14 | C_HDOUTP3_R | - | PCS 3E2 CH 3 OUT P | C_HDOUTP3_R | - | PCS 3E2 CH 3 OUT P |
| E13 | C_HDINN3_R | - | PCS 3E2 CH 3 IN N | C_HDINN3_R | - | PCS 3E2 CH 3 IN N |
| D13 | C_HDINP3_R | - | PCS 3E2 CH 3 IN P | C_HDINP3_R | - | PCS 3E2 CH 3 IN P |
| F12 | VCC12 | - | | VCC12 | - | |
| G14 | C_VDDIB3_R | - | | C_VDDIB3_R | - | |
| F11 | VCC12 | - | | VCC12 | - | |
| K15 | C_REFCLKN_R | - | | C_REFCLKN_R | - | |
| J15 | C_REFCLKP_R | - | | C_REFCLKP_R | - | |
| G15 | VCC12 | - | | VCC12 | - | |
| H16 | D_VDDIB0_R | - | | D_VDDIB0_R | - | |
| D14 | D_HDINP0_R | - | PCS 3E3 CH 0 IN P | D_HDINP0_R | - | PCS 3E3 CH 0 IN P |
| E14 | D_HDINN0_R | - | PCS 3E3 CH 0 IN N | D_HDINN0_R | - | PCS 3E3 CH 0 IN N |
| F6 | VCC12 | - | | VCC12 | - | |
| B15 | D_HDOUTP0_R | - | PCS 3E3 CH 0 OUT P | D_HDOUTP0_R | - | PCS 3E3 CH 0 OUT P |
| M13 | D_VDDOB0_R | - | | D_VDDOB0_R | - | |
| A15 | D_HDOUTN0_R | - | PCS 3E3 CH 0 OUT N | D_HDOUTN0_R | - | PCS 3E3 CH 0 OUT N |
| F8 | D_VDDOB1_R | - | | D_VDDOB1_R | - | |
| A16 | D_HDOUTN1_R | - | PCS 3E3 CH 1 OUT N | D_HDOUTN1_R | - | PCS 3E3 CH 1 OUT N |
| F7 | VCC12 | - | | VCC12 | - | |
| B16 | D_HDOUTP1_R | - | PCS 3E3 CH 1 OUT P | D_HDOUTP1_R | - | PCS 3E3 CH 1 OUT P |
| F15 | D_HDINN1_R | - | PCS 3E3 CH 1 IN N | D_HDINN1_R | - | PCS 3E3 CH 1 IN N |
| E15 | D_HDINP1_R | - | PCS 3E3 CH 1 IN P | D_HDINP1_R | - | PCS 3E3 CH 1 IN P |
| K17 | VCC12 | - | | VCC12 | - | |
| F13 | D_VDDIB1_R | - | | D_VDDIB1_R | - | |
| C14 | VCC12 | - | | VCC12 | - | |
| C15 | D_VDDIB2_R | - | | D_VDDIB2_R | - | |
| D16 | D_HDINP2_R | - | PCS 3E3 CH 2 IN P | D_HDINP2_R | - | PCS 3E3 CH 2 IN P |
| E16 | D_HDINN2_R | - | PCS 3E3 CH 2 IN N | D_HDINN2_R | - | PCS 3E3 CH 2 IN N |
| C11 | VCC12 | - | | VCC12 | - | |
| B17 | D_HDOUTP2_R | - | PCS 3E3 CH 2 OUT P | D_HDOUTP2_R | - | PCS 3E3 CH 2 OUT P |
| C9 | D_VDDOB2_R | - | | D_VDDOB2_R | - | |
| A17 | D_HDOUTN2_R | - | PCS 3E3 CH 2 OUT N | D_HDOUTN2_R | - | PCS 3E3 CH 2 OUT N |
| D17 | D_VDDOB3_R | - | | D_VDDOB3_R | - | |
| A18 | D_HDOUTN3_R | - | PCS 3E3 CH 3 OUT N | D_HDOUTN3_R | - | PCS 3E3 CH 3 OUT N |
| C17 | VCC12 | - | | VCC12 | - | |
| B18 | D_HDOUTP3_R | - | PCS 3E3 CH 3 OUT P | D_HDOUTP3_R | - | PCS 3E3 CH 3 OUT P |
| F17 | D_HDINN3_R | - | PCS 3E3 CH 3 IN N | D_HDINN3_R | - | PCS 3E3 CH 3 IN N |
| E17 | D_HDINP3_R | - | PCS 3E3 CH 3 IN P | D_HDINP3_R | - | PCS 3E3 CH 3 IN P |
| F14 | VCC12 | - | | VCC12 | - | |
| F16 | D_VDDIB3_R | - | | D_VDDIB3_R | - | |
| G16 | VCC12 | - | | VCC12 | - | |
| M17 | D_REFCLKN_R | - | | D_REFCLKN_R | - | |
| L17 | D_REFCLKP_R | - | | D_REFCLKP_R | - | |
| G18 | PT77D | 1 | HDC/SI | PT93D | 1 | HDC/SI |

Industrial, Cont.

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|-----------------------------------|-------|---------------|-------|-------|----------|
| LFSC3GA115E-6FC1152I ¹ | -6 | Ceramic fcBGA | 1152 | IND | 115.2 |
| LFSC3GA115E-5FC1152I ¹ | -5 | Ceramic fcBGA | 1152 | IND | 115.2 |
| LFSC3GA115E-6FF1152I | -6 | Organic fcBGA | 1152 | IND | 115.2 |
| LFSC3GA115E-5FF1152I | -5 | Organic fcBGA | 1152 | IND | 115.2 |
| LFSC3GA115E-6FC1704I ¹ | -6 | Ceramic fcBGA | 1704 | IND | 115.2 |
| LFSC3GA115E-5FC1704I ¹ | -5 | Ceramic fcBGA | 1704 | IND | 115.2 |
| LFSC3GA115E-6FF1704I | -6 | Organic fcBGA | 1704 | IND | 115.2 |
| LFSC3GA115E-5FF1704I | -5 | Organic fcBGA | 1704 | IND | 115.2 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

| Part Number | Grade | Package | Balls | Temp. | LUTs (K) |
|--------------------------------------|-------|---------------|-------|-------|----------|
| LFSCM3GA115EP1-6FC1152I ¹ | -6 | Ceramic fcBGA | 1152 | IND | 115.2 |
| LFSCM3GA115EP1-5FC1152I ¹ | -5 | Ceramic fcBGA | 1152 | IND | 115.2 |
| LFSCM3GA115EP1-6FF1152I | -6 | Organic fcBGA | 1152 | IND | 115.2 |
| LFSCM3GA115EP1-5FF1152I | -5 | Organic fcBGA | 1152 | IND | 115.2 |
| LFSCM3GA115EP1-6FC1704I ¹ | -6 | Ceramic fcBGA | 1704 | IND | 115.2 |
| LFSCM3GA115EP1-5FC1704I ¹ | -5 | Ceramic fcBGA | 1704 | IND | 115.2 |
| LFSCM3GA115EP1-6FF1704I | -6 | Organic fcBGA | 1704 | IND | 115.2 |
| LFSCM3GA115EP1-5FF1704I | -5 | Organic fcBGA | 1704 | IND | 115.2 |

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).