# E • Martine LESCM3GA25EP1-6FFAN1020C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	6250
Number of Logic Elements/Cells	25000
Total RAM Bits	1966080
Number of I/O	476
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA, FCBGA
Supplier Device Package	1020-OFcBGA Rev 2 (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfscm3ga25ep1-6ffan1020c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### EBR Asynchronous Reset

EBR asynchronous reset or GSR (if used) can only be applied if all clock enables are low for a clock cycle before the reset is applied and released a clock cycle after the low-to-high transition of the reset, as shown in Figure 2-16.

#### Figure 2-16. EBR Asynchronous Reset (Including GSR) Timing Diagram



If all clock enables remain enabled, the EBR asynchronous reset or GSR may only be applied and released after the EBR read and write clock inputs are in a steady state condition for a minimum of 1/f<sub>MAX</sub> (EBR clock). The reset release must adhere to the EBR synchronous reset setup time before the next active read or write clock edge.

If an EBR is pre-loaded during configuration, the GSR input must be disabled or the release of the GSR during device Wake Up must occur before the release of the device I/Os becoming active.

These instructions apply to all EBR RAM, ROM, FIFO and shift register implementations. For the EBR FIFO mode, the GSR signal is always enabled and the WE and RE signals act like the clock enable signals in Figure 2-16. The reset timing rules apply to the RPReset input vs. the RE input and the RST input vs. the WE and RE inputs. Both RST and RPReset are always asynchronous EBR inputs. For the EBR shift register mode, the GSR signal is always enabled and the local RESET pin is always asynchronous.

Note that there are no reset restrictions if the EBR synchronous reset is used and the EBR GSR input is disabled. For more information about on-chip memory, see TN1094, <u>On-Chip Memory Usage Guide for LatticeSC Devices</u>.

## Programmable I/O Cells (PIC)

Each PIC contains four PIOs connected to their respective PURESPEED I/O Buffer which are then connected to the PADs as shown in Figure 2-17. The PIO Block supplies the output data (DO) and the Tri-state control signal (TO) to PURESPEED I/O buffer, and receives input (DI) from the buffer. The PIO contains advanced capabilities to allow the support of speeds up to 2Gbps. These include dedicated shift and DDR logic and adaptive input logic. The dedicated resources simplify the design of robust interfaces.





### **Output Register Block**

The output register block provides the ability to register signals from the core of the device before they are passed to the PURESPEED I/O buffers. The block contains a register for SDR operation and a group of registers for DDR and shift register operation. The output signal (DO) can be derived directly from one of the inputs (bypass mode), the SDR register or the DDR/shift register block. Figure 2-22 shows the diagram of the Output Register Block.

#### **Output SDR Register/Latch Block**

The SDR register operates on the positive edge of the high-speed clock. It has clock enable that is driven by the clock enable output signal generated by the control MUX. In addition it has a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR (LSR has precedence over CE) and Global Set Reset GSR enable or disable. The register LSR input is driven from LSRO, which is generated from the PIO control MUX. The GSR inputs is driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

### Output DDR/Shift Block

The DDR/Shift block contains registers and associated logic that support DDR and shift register functions using the high-speed clock and the associated transfer from the low-speed clock domain. It functions as a gearbox allowing low-speed parallel data from the FPGA fabric be output as a higher speed serial stream. Each PIO supports DDR and x2 shift functions. If desired PIOs A and B or C and D can be combined to form x4 shift functions. Figure 2-22 shows a simplified block diagram of the shift register block.

	In	put/Output Log	Tri-State/Bidi			
PIO	x1	x2	x4	x1	x2/x4	
A	?	?	?	?	N/A	
В	?	No I/O Logic	No I/O Logic	?	N/A	
С	?	?	No I/O Logic	?	N/A	
D	?	No I/O Logic	No I/O Logic	?	N/A	

#### Table 2-6. Input/Output/Tristate Gearing Resource Rules

Note: Pin can still be used without I/O logic.

### **Control Logic Block**

The control logic block allows the modification of control signals selected by the routing before they are used in the PIO. It can optionally invert all signals passing through it except the Global Set/Reset. Global Set/Reset can be enabled or disabled. It can route either the edge clock or the clock to the high-speed clock nets. The clock provided to the PIO by routing is used as the slow-speed clocks. In addition this block contains delays that can be inserted in the clock nets to enable Lattice's unique cycle boosting capability.

### Update Block

The update block is used to generate the POS update and NEG update signals used by the DDR/Shift register blocks within the PIO. Note the update block is only required in shift modes. This is required in order to do the high speed to low speed handoff. One of these update signals is also selected and output from the PIC as the signal UPDATE. It consists of a shift chain that operates off either the high-speed input or output clock. The values of each register in the chain are set or reset depending on the desired mode of operation. The set/reset signal is generated from either the edge reset ELSR or the local reset LSR. These signals are optionally inverted by the Control Logic Block and provided to the update block as ELSRUP and LSRUP. The Lattice design tools automatically configure and connect the update block when one of the DDR or shift register primitives is used.



### Figure 2-25. Update Block

## PURESPEED I/O Buffer

Each I/O is associated with a flexible buffer referred to as PURESPEED I/O buffer. These buffers are arranged around the periphery of the device in seven groups referred to as Banks. The PURESPEED I/O buffers allow users to implement the wide variety of standards that are found in today's systems including LVCMOS, SSTL, HSTL, LVDS and LVPECL. The availability of programmable on-chip termination for both input and output use, further enhances the utility of these buffers.

#### Figure 2-26. LatticeSC Banks



Table 2-7. Maximum Number of I/Os Per Bank in LatticeSC Family

Device	LFSC/M15	LFSC/M25	LFSC/M40	LFSC/M80	LFSC/M115
Bank1	104	80	136	80	136
Bank2	28	36	60	96	136
Bank3	60	84	96	132	156
Bank4	72	100	124	184	208
Bank5	72	100	124	184	208
Bank6	60	84	96	132	156
Bank7	28	36	60	96	136

Note: Not all the I/Os of the Banks are available in all the packages

The LatticeSC devices contain three types of PURESPEED I/O buffers:

#### 1. Left and Right Sides (Banks 2, 3, 6 and 7)

These buffers can support LVCMOS standards up to 2.5V. A differential output driver (for LVDS and RSDS) is provided on all primary PIO pairs (A and B) and differential receivers are available on all pairs. Complimentary drivers are available. Adaptive input logic is available on PIOs A or C.

#### 2. Top Side (Bank 1)

These buffers can support LVCMOS standards up to 3.3V, including PCI33, PCI-X33 and SSTL-33. Differential receivers are provided on all PIO pairs but differential drivers for LVDS and RSDS are not available. Adaptive input logic is not available on this side. Complimentary output drivers are available.

Figure 2-31. LatticeSC System Bus Interfaces



Several interfaces exist between the System Bus and other FPGA elements. The MPI interface acts as a bridge between the external microprocessor bus and System Bus. The MPI may work in an independent clock domain from the System Bus if the System Bus clock is not sourced from the external microprocessor clock. Pipelined operation allows high-speed memory interface to the EBR and peripheral access without the requirement for additional cycles on the bus. Burst transfers allow optimal use of the memory interface by giving advance information of the nature of the transfers.

Details for the majority of the peripherals can be found in the associated technical documentation, see details at the end of this data sheet. Additional details of the MPI are provided below.

### **Microprocessor Interface (MPI)**

The LatticeSC family devices have a dedicated synchronous MPI function block. The MPI is programmable to operate with PowerPC/PowerQUICC MPC860/MPC8260 series microprocessors. The MPI implements an 8-, 16-, or 32-bit interface with 1-bit, 2-bit, or 4-bit parity to the host processor (PowerPC) that can be used for configuration and read-back of the FPGA as well as for user-defined data processing and general monitoring of FPGA functions.

The control portion of the MPI is available following power-up of the FPGA if the mode pins specify MPI mode, even if the FPGA is not yet configured. The width of the data port is selectable among 8-, 16-, or 32-bit and the parity bus can be 1-, 2-, or 4-bit. In configuration mode the data and parity bus width are related to the state of the M[0:3] mode pins. For post-configuration use, the MPI must be included in the configuration bit stream by using an MPI library element in your design from the ispLEVER primitive library, or by setting the bit of the MPI configuration control register prior to the start of configuration. The user can also enable and disable the parity bus through the configuration bit stream. These pads can be used as general I/O when they are not needed for MPI use.

The MPI block also provides the capability to interface directly to the FPGA fabric with a databus after configuration. The bus protocol is still handled by the MPI block but the direct FPGA access allows high-speed block data transfers such as DMA transactions. Figure 2-32 shows one of the ways a PowerPC is connected to MPI.



# LatticeSC/M Family Data Sheet **DC and Switching Characteristics**

December 2011

Data Sheet DS1004

### **Absolute Maximum Ratings**

Supply Voltage V <sub>CC</sub> , V <sub>CC12</sub> , V <sub>DDIB</sub> , V <sub>DDOB</sub>
Supply Voltage V <sub>CCAUX</sub> , V <sub>DDAX25</sub> , V <sub>TT</sub>
Supply Voltage V <sub>CCJ</sub> 0.5 to 3.6V
Supply Voltage V <sub>CCIO</sub> (Banks 1, 4, 5)0.5 to 3.6V
Supply Voltage V <sub>CCIO</sub> (Banks 2, 3, 6, 7)
Input or I/O Tristate Voltage Applied (Banks 1, 4, 5)0.5 to 3.6V
Input or I/O Tristate Voltage Applied (Banks 2, 3, 6, 7)
Storage Temperature (Ambient)
Junction Temperature Under Bias (Tj)+125°C

#### Notes:

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.

4. Undershoot and overshoot of -2V to (VIHMAX +2) volts is permitted for a duration of <20ns.

### **Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub> <sup>5</sup>	Core Supply Voltage (Nominal 1.2V Operation)	0.95	1.26	V
V <sub>CCAUX</sub> <sup>6</sup>	Programmable I/O Auxiliary Supply Voltage	2.375	2.625	V
V <sub>CCIO</sub> <sup>1, 2, 5, 6</sup>	Programmable I/O Driver Supply Voltage (Banks 1, 4, 5)	1.14	3.45	V
V <sub>CCIO</sub> <sup>1, 2, 5, 6</sup>	Programmable I/O Driver Supply Voltage (Banks 2, 3, 6, 7)	1.14	2.625	V
V <sub>CC12</sub> <sup>4, 5</sup>	Internal 1.2V Power Supply Voltage for Configuration Logic and FPGA PLL, SERDES PLL Power Supply Voltage and SERDES Analog Supply Voltage	1.14	1.26	V
V <sub>DDIB</sub>	SERDES Input Buffer Supply Voltage	1.14	1.575	V
V <sub>DDOB</sub>	SERDES Output Buffer Supply Voltage	1.14	1.575	V
V <sub>DDAX25</sub>	SERDES Termination Auxiliary Supply Voltage	2.375	2.625	V
V <sub>CCJ</sub> <sup>1, 5</sup>	Supply Voltage for IEEE 1149.1 Test Access Port	1.71	3.45	V
V <sub>TT</sub> <sup>2, 3</sup>	Programmable I/O Termination Power Supply	0.5	V <sub>CCAUX</sub> - 0.5	V
t <sub>JCOM</sub>	Junction Temperature, Commercial Operation	0	+85	С
t <sub>JIND</sub>	Junction Temperature, Industrial Operation	-40	105	С

1. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 2.5V, they must be connected to the same power supply as  $V_{CCAUX}$ .

2. See recommended voltages by I/O standard in subsequent table.

<sup>3.</sup> When V<sub>TT</sub> termination is not required, or used to provide the common mode termination voltage (V<sub>CMT</sub>), these pins can be left unconnected on the device.

<sup>4.</sup> V<sub>CC12</sub> cannot be lower than V<sub>CC</sub> at any time. For 1.2V operation, it is recommended that the V<sub>CC</sub> and V<sub>CC12</sub> supplies be tied together with proper noise decoupling between the digital VCC and analog VCC12 supplies.

<sup>5.</sup>  $V_{CC,} V_{CCIO}$  (all banks),  $V_{CC12}$  and  $V_{CCJ}$  must reach their minimum values before configuration will proceed. 6. If  $V_{CCIO}$  for a bank is nominally 1.2V/1.5V/1.8V, then  $V_{CCAUX}$  must always be higher than  $V_{CCIO}$  during power up.

<sup>© 2011</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# LatticeSC/M Family Data Sheet Pinout Information

January 2008

Data Sheet DS1004

## **Signal Descriptions**

Signal Name	I/O	Description
General Purpose		•
		[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PIC row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column Number*]_[A/B/C/D]	I/O	[A/B/C/D] indicates the PIO within the PIC to which the pad is connected.
		Some of these user programmable pins are shared with special func- tion pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.
		During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
VREF1_x, VREF2_x	_	The reference supply pins for I/O bank x. Any I/O pin in a bank can be assigned as a reference supply pin, but software defaults use designated pin.
NC	_	No connect. NC pins should not be connected to any active signals, VCC or GND.
Non-SERDES Power Supplies		•
VCCIOx	_	VCCIO - The power supply pins for I/O bank x. Dedicated pins.
VCC12 <sup>1</sup>	_	1.2V supply for configuration logic, PLLs and SERDES Rx, Tx and PLL. All VCC12 pins must be connected. As VCC12 supplies power for analog circuitry, VCC12 should be quiet and isolated from noisy digital board supplies.
VTT_x	_	Termination voltage for bank x. When VTT termination is not required, or used to provide the common mode termination voltage (VCMT), these pins can be left unconnected on the device. VCMT function is not used in the bank. If the internal or external VCMT function for differential input termination is used, the VTT pins should be unconnected and allowed to float.
GND	_	GND - Ground. Dedicated pins. All grounds must be electrically connected at the board level.
VCC	_	VCC - The power supply pins for core logic. Dedicated pins (1.2V/ 1.0V).
VCCAUX	_	VCCAUX - Auxiliary power supply pin - powers all differential and referenced input buffers. Dedicated pins (2.5V).
VCCJ		VCCJ - The power supply pin for JTAG Test Access Port.
PROBE_VCC	—	VCC signal - Connected to internal VCC node. Can be used for feed- back to control an external board power converter. Can be uncon- nected if not used.

<sup>© 2008</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

## Signal Descriptions (Cont.)

Signal Name	I/O	Description
RESETN		Reset. (Also sent to general routing). During configuration it resets the configuration state machine. After configuration this pin can perform the global set/reset (GSR) functions or can be used as a general input pin.
CFGIRQN	0	MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI configuration error. It can be connected to one of MPC860 IRQ pins.
TSALLN	Ι	Tristates all I/O.
Configuration Pads (User I/O if not used.	Used durin	ng sysCONFIG.)
		High During Configuration is output high until configuration is com- plete. It is used as a control output, indicating that configuration is not complete.
HDC/SI	Ο	For SPI modes, this pin is used to download the read command and initial read address into the Flash memory device on the falling edge of SCK. This pin will be connected to SI of the memory. If the SPI mode is used, the 8-bit instruction code 0x03 will be downloaded followed by a 24-bit starting address of 0x000000 or a non-zero stat address for partial reconfiguration. If the SPIX mode has been selected, the 8-bit instruction captured on D[7:0] at power-up will be shifted in and followed by a 32-bit starting address of 0x000000.
		Low During Configuration is output low until configuration is complete. It is used as a control output, indicating that configuration is not com- plete.
LDCN/SCS	0	For SPI modes, this is an active low chip select for Flash memories. It will go active after INITN goes high but before SCK begins. During power up LDCN will be low. Once INITN goes high, LDCN will go high for 100ns-200ns after which time it will go back low and configuration can begin. During the 100ns-200ns period, the read instruction will be latched for SPIX mode.
DOUT	ο	Serial data output that can drive the D0/DIN of daisy-chained slave devices. The data-stream from this output will propagate preamble bits of the bitstream to daisy-chained devices. Data out on DOUT changes on the rising edge of CCLK.
QOUT/CEON	0	During daisy-chaining configuration, QOUT is the serial data output that can drive the D0/DIN of daisy-chained slave devices that do not propagate preamble bits. Data out on QOUT changes on the rising edge of CCLK.
		During parallel-chaining configuration, active low CEON enables the cascaded slave device to receive bitstream data.
RDN	I	Used in the asynchronous peripheral configuration mode. A low on RDN changes D[7:3] into status outputs. WRN and RDN should not be used simultaneously. If they are, the write strobe overrides.
WRN	I	When the FPGA is selected, a low on the write strobe, WRN, loads the data on D[7:0] inputs into an internal data buffer.
CS0N CS1	I	Used in the asynchronous peripheral, slave parallel and MPI modes. The FPGA is selected when CS0N is low and CS1 is high. During con- figuration, a pull-up is enabled on both except with MPI DMA access control.
A[21:0]	I/O	In master parallel mode, A[21:0] is an output and will address the con- figuration EPROMs up to 4 MB space. For MPI configuration mode, A[17:0] will be the MPI address MPI_ADDR[31:14], A[19:18] will be the transfer size and A[21:20] will be the burst mode and burst in pro- cess.

## LFSC/M15 Logic Signal Connections: 256 fpBGA<sup>1,2</sup> (Cont.)

	LFSC/M15						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
C5	A_VDDIB1_L	-					
A5	A_HDINP1_L	-	PCS 360 CH 1 IN P				
B5	A_HDINN1_L	-	PCS 360 CH 1 IN N				
A4	A_HDOUTP1_L	-	PCS 360 CH 1 OUT P				
B4	A_HDOUTN1_L	-	PCS 360 CH 1 OUT N				
C4	A_VDDOB1_L	-					
B3	A_HDOUTN0_L	-	PCS 360 CH 0 OUT N				
C3	A_VDDOB0_L	-					
A3	A_HDOUTP0_L	-	PCS 360 CH 0 OUT P				
B2	A_HDINN0_L	-	PCS 360 CH 0 IN N				
A2	A_HDINP0_L	-	PCS 360 CH 0 IN P				
C2	A_VDDIB0_L	-					
A1	GND	-					
A16	GND	-					
B10	GND	-					
C13	GND	-					
D15	GND	-					
D3	GND	-					
E11	GND	-					
F13	GND	-					
G14	GND	-					
G2	GND	-					
G8	GND	-					
H10	GND	-					
J7	GND	-					
K15	GND	-					
K3	GND	-					
K9	GND	-					
M6	GND	-					
N11	GND	-					
N14	GND	-					
N2	GND	-					
P10	GND	-					
P4	GND	-					
R13	GND	-					
R7	GND	-					
G10	VCC	-					
G7	VCC	-					
G9	VCC	-					
H7	VCC	-					
H8	VCC	-					
H9	VCC	-					
J10	VCC	-					
.18	VCC	-					

		LFSC/M15		LFSC/M25		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AF4	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D
AE5	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D
AG3	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C
AH2	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C
AD6	PB4C	5		PB4C	5	
AJ2	PB5A	5		PB5A	5	
AK2	PB5B	5		PB5B	5	
AD7	PB5C	5		PB5C	5	
AD8	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AH3	PB7A	5		PB11A	5	
AJ3	PB7B	5		PB11B	5	
AF9	PB7C	5		PB11C	5	
AE10	PB7D	5		PB11D	5	
AK3	PB8A	5		PB12A	5	
AJ4	PB8B	5		PB12B	5	
AE11	PB9A	5		PB13A	5	
AF10	PB9B	5		PB13B	5	
AK4	PB11A	5		PB16A	5	
AK5	PB11B	5		PB16B	5	
AH10	PB12A	5	PCLKT5_3	PB20A	5	PCLKT5_3
AH11	PB12B	5	PCLKC5_3	PB20B	5	PCLKC5_3
AF13	PB12C	5	PCLKT5_4	PB20C	5	PCLKT5_4
AE14	PB12D	5	PCLKC5_4	PB20D	5	PCLKC5_4
AK6	PB13A	5	PCLKT5_5	PB21A	5	PCLKT5_5
AK7	PB13B	5	PCLKC5_5	PB21B	5	PCLKC5_5
AF14	PB13C	5		PB21C	5	
AJ11	PB15A	5	PCLKT5_0	PB23A	5	PCLKT5_0
AJ12	PB15B	5	PCLKC5_0	PB23B	5	PCLKC5_0
AH13	PB15D	5	VREF2_5	PB23D	5	VREF2_5
AK8	PB16A	5	PCLKT5_1	PB24A	5	PCLKT5_1
AK9	PB16B	5	PCLKC5_1	PB24B	5	PCLKC5_1
AH14	PB17A	5	PCLKT5_2	PB25A	5	PCLKT5_2
AG14	PB17B	5	PCLKC5_2	PB25B	5	PCLKC5_2
AK10	PB19A	5		PB28A	5	
AK11	PB19B	5		PB28B	5	
AH15	PB20A	5		PB29A	5	
AG15	PB20B	5		PB29B	5	
AH12	PB21A	5		PB31A	5	
AJ13	PB21B	5		PB31B	5	
AD15	PB21C	5		PB31C	5	
AE15	PB21D	5		PB31D	5	
AK12	PB23A	5		PB32A	5	
AK13	PB23B	5		PB32B	5	
AJ14	PB24A	5		PB33A	5	
AJ15	PB24B	5		PB33B	5	

			LFSC/M15	LFSC/M2		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AK14	PB25A	5		PB35A	5	
AK15	PB25B	5		PB35B	5	
AK16	PB27A	4		PB37A	4	
AK17	PB27B	4		PB37B	4	
AJ16	PB28A	4		PB38A	4	
AJ17	PB28B	4		PB38B	4	
AE16	PB28C	4		PB38C	4	
AH16	PB29A	4		PB39A	4	
AG16	PB29B	4		PB39B	4	
AK18	PB31A	4		PB41A	4	
AK19	PB31B	4		PB41B	4	
AH17	PB32A	4		PB42A	4	
AH18	PB32B	4		PB42B	4	
AG17	PB32D	4		PB42D	4	
AJ18	PB33A	4		PB43A	4	
AJ19	PB33B	4		PB43B	4	
AK20	PB35A	4	PCLKT4_2	PB46A	4	PCLKT4_2
AK21	PB35B	4	PCLKC4_2	PB46B	4	PCLKC4_2
AF18	PB36A	4	PCLKT4_1	PB47A	4	PCLKT4_1
AG18	PB36B	4	PCLKC4_1	PB47B	4	PCLKC4_1
AJ20	PB37A	4	PCLKT4_0	PB49A	4	PCLKT4_0
AJ21	PB37B	4	PCLKC4_0	PB49B	4	PCLKC4_0
AG19	PB37C	4	VREF2_4	PB49C	4	VREF2_4
AK22	PB39A	4	PCLKT4_5	PB51A	4	PCLKT4_5
AK23	PB39B	4	PCLKC4_5	PB51B	4	PCLKC4_5
AH19	PB39C	4		PB51C	4	
AK24	PB40A	4	PCLKT4_3	PB52A	4	PCLKT4_3
AK25	PB40B	4	PCLKC4_3	PB52B	4	PCLKC4_3
AE19	PB40C	4	PCLKT4_4	PB52C	4	PCLKT4_4
AE20	PB40D	4	PCLKC4_4	PB52D	4	PCLKC4_4
AE21	PB41A	4		PB53A	4	
AF21	PB41B	4		PB53B	4	
AG21	PB43A	4		PB55A	4	
AG22	PB43B	4		PB55B	4	
AH22	PB44A	4		PB56A	4	
AH23	PB44B	4		PB56B	4	
AH21	PB44C	4		PB56C	4	
AK28	PB45A	4		PB60A	4	
AK29	PB45B	4		PB60B	4	
AE22	PB45C	4		PB60C	4	
AJ28	PB47A	4		PB67A	4	
AH28	PB47B	4		PB67B	4	
AE24	PB47C	4	VREF1_4	PB67C	4	VREF1_4
AE25	PB47D	4		PB67D	4	
AJ29	PB48A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D	PB68A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D

	LFSC/M15			LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
G1	NC	-		PL20B	7		
M4	NC	-		NC	-		
J3	NC	-		NC	-		
P5	NC	-		NC	-		
W5	NC	-		PL48C	6		
Т6	NC	-		PL35C	6		
U3	NC	-		PL36A	6		
V3	NC	-		PL36B	6		
T5	NC	-		PL39A	6		
T4	NC	-		PL39B	6		
V5	NC	-		PL43C	6		
U6	NC	-		PL42C	6		
U4	NC	-		PL40A	6		
U5	NC	-		PL40B	6		
V4	NC	-		PL43D	6		
Y2	NC	-		PL47A	6		
AA2	NC	-		PL47B	6		
W3	NC	-		PL47D	6		
Y3	NC	-		PL47C	6		
AB3	NC	-		NC	-		
AC4	NC	-		PL53A	6		
AD4	NC	-		PL53B	6		
AE3	NC	-		PL56A	6		
AF3	NC	-		PL56B	6		
AF7	NC	-		PB7A	5		
AF6	NC	-		PB7B	5		
AH4	NC	-		PB8A	5		
AG5	NC	-		PB8B	5		
AF8	NC	-		PB9A	5		
AG8	NC	-		PB9B	5		
AG7	NC	-		NC	-		
AG10	NC	-		NC	-		
AF12	NC	-		NC	-		
AH7	NC	-		PB15A	5		
AE13	NC	-		PB15D	5		
AG13	NC	-		PB23C	5		
AH8	NC	-		PB15B	5		
AJ5	NC	-		PB17A	5		
AJ6	NC	-		PB17B	5		
AF15	NC	-		PB21D	5		
AJ7	NC	-		PB19A	5		
AJ8	NC	-		PB19B	5		
AE12	NC	-		PB15C	5		
AF16	NC	-		PB38D	4		
AF19	NC	-		PB49D	4		

		LFSC/M15	LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
E19	NC	-		NC	-	
G21	NC	-		NC	-	
G20	NC	-		NC	-	
G19	NC	-		NC	-	
F9	NC	-		NC	-	
A11	NC	-		NC	-	
G7	NC	-		NC	-	
AH9	NC	-		NC	-	
H8	VCC12	-		VCC12	-	
T8	VCC12	-		VCC12	-	
AB9	VCC12	-		VCC12	-	
AC8	VCC12	-		VCC12	-	
AB22	VCC12	-		VCC12	-	
AC23	VCC12	-		VCC12	-	
R23	VCC12	-		VCC12	-	
H23	VCC12	-		VCC12	-	
H15	VCC12	-		VCC12	-	
L24	VTT_2	2		VTT_2	2	
T23	VTT_2	2		VTT_2	2	
AC24	VTT_3	3		VTT_3	3	
T25	VTT_3	3		VTT_3	3	
W25	VTT_3	3		VTT_3	3	
AD24	VTT_4	4		VTT_4	4	
AE17	VTT_4	4		VTT_4	4	
AE18	VTT_4	4		VTT_4	4	
AC15	VTT_5	5		VTT_5	5	
AD16	VTT_5	5		VTT_5	5	
AE9	VTT_5	5		VTT_5	5	
AA6	VTT_6	6		VTT_6	6	
T7	VTT_6	6		VTT_6	6	
W6	VTT_6	6		VTT_6	6	
L7	VTT_7	7		VTT_7	7	
P7	VTT_7	7		VTT_7	7	
AA10	VCC	-		VCC	-	
AA11	VCC	-		VCC	-	
AA12	VCC	-		VCC	-	
AA13	VCC	-		VCC	-	
AA14	VCC	-		VCC	-	
AA17	VCC	-		VCC	-	
AA18	VCC	-		VCC	-	
AA19	VCC	-		VCC	-	
AA20	VCC	-		VCC	-	
AA21	VCC	-		VCC	-	
AA22	VCC	-		VCC	-	
AA9	VCC	-		VCC	-	

## LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)

	LFSC/M40		LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AH11	PB57D	4		PB79D	4	
AN13	PB58A	4	PCLKT4_3	PB80A	4	PCLKT4_3
AN12	PB58B	4	PCLKC4_3	PB80B	4	PCLKC4_3
AD14	PB58C	4	PCLKT4_4	PB80C	4	PCLKT4_4
AD15	PB58D	4	PCLKC4_4	PB80D	4	PCLKC4_4
AP13	PB61A	4		PB73A	4	
AP12	PB61B	4		PB73B	4	
AK13	PB61C	4		PB73C	4	
AK12	PB61D	4		PB73D	4	
AP11	PB62A	4		PB83A	4	
AP10	PB62B	4		PB83B	4	
AN11	PB63A	4		PB99A	4	
AN10	PB63B	4		PB99B	4	
AF14	PB63C	4		PB99C	4	
AF13	PB63D	4		PB99D	4	
AM10	PB67A	4		PB101A	4	
AM9	PB67B	4		PB101B	4	
AE14	PB67C	4		PB101C	4	
AE13	PB67D	4		PB101D	4	
AP9	PB69A	4		PB104A	4	
AP8	PB69B	4		PB104B	4	
AK11	PB69C	4		PB104C	4	
AK10	PB69D	4		PB104D	4	
AL10	PB70A	4		PB107A	4	
AL9	PB70B	4		PB107B	4	
AF12	PB70C	4		PB107C	4	
AF11	PB70D	4		PB107D	4	
AN9	PB73A	4		PB109A	4	
AN8	PB73B	4		PB109B	4	
AG11	PB73C	4		PB109C	4	
AG10	PB73D	4		PB109D	4	
AP7	PB74A	4		PB111A	4	
AP6	PB74B	4		PB111B	4	
AG13	PB74C	4		PB111C	4	
AG12	PB74D	4		PB111D	4	
	PB75A	4		PBII3A	4	
AINO	PB75B	4		PB113B	4	
AK9	PB75C	4		PB113C	4	
		4			4	
AP3		4			4	
		4		PD1150	4	
		4			4	
		4			4	
		4		DB117D	4	
AIVID		4		PDII/B	4	

## LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)

	LFSC/M40		LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AM17	VCCIO4	-		VCCIO4	-	
AM5	VCCIO4	-		VCCIO4	-	
AE20	VCCIO5	-		VCCIO5	-	
AE23	VCCIO5	-		VCCIO5	-	
AE26	VCCIO5	-		VCCIO5	-	
AH22	VCCIO5	-		VCCIO5	-	
AH28	VCCIO5	-		VCCIO5	-	
AJ19	VCCIO5	-		VCCIO5	-	
AJ25	VCCIO5	-		VCCIO5	-	
AL18	VCCIO5	-		VCCIO5	-	
AL24	VCCIO5	-		VCCIO5	-	
AL30	VCCIO5	-		VCCIO5	-	
AM21	VCCIO5	-		VCCIO5	-	
AM27	VCCIO5	-		VCCIO5	-	
AA31	VCCIO6	-		VCCIO6	-	
AB29	VCCIO6	-		VCCIO6	-	
AC24	VCCIO6	-		VCCIO6	-	
AD32	VCCIO6	-		VCCIO6	-	
AE28	VCCIO6	-		VCCIO6	-	
AG31	VCCIO6	-		VCCIO6	-	
AK32	VCCIO6	-		VCCIO6	-	
T29	VCCIO6	-		VCCIO6	-	
U31	VCCIO6	-		VCCIO6	-	
V32	VCCIO6	-		VCCIO6	-	
W28	VCCIO6	-		VCCIO6	-	
Y26	VCCIO6	-		VCCIO6	-	
E31	VCCI07	-		VCCI07	-	
G28	VCCIO7	-		VCCI07	-	
H32	VCCI07	-		VCCI07	-	
K29	VCCI07	-		VCCI07	-	
L31	VCCIO7	-		VCCI07	-	
M25	VCCI07	-		VCCI07	-	
N28	VCCIO7	-		VCCI07	-	
P32	VCCI07	-		VCCI07	-	
R25	VCCI07	-		VCCI07	-	
J25	VCCIO1	-		VCCIO1	-	
N11	VTT_2	2		VTT_2	2	
R12	VTT_2	2		VTT_2	2	
T12	VTT_2	2		VTT_2	2	
AB11	VTT_3	3		VTT_3	3	
W12	VTT_3	3		VTT_3	3	
Y12	VTT_3	3		VTT_3	3	
AC15	VTT_4	4		VTT_4	4	
AC16	VTT_4	4		VTT_4	4	
AD13	VTT_4	4		VTT_4	4	

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M115					
Ball Number	Ball Function	VCCIO Bank	Dual Function			
D9	B_VDDIB2_R	-				
E12	B_HDINP2_R	-	PCS 3E1 CH 2 IN P			
F12	B_HDINN2_R	-	PCS 3E1 CH 2 IN N			
K11	VCC12	-				
A13	B_HDOUTP2_R	-	PCS 3E1 CH 2 OUT P			
D12	B_VDDOB2_R	-				
B13	B_HDOUTN2_R	-	PCS 3E1 CH 2 OUT N			
D13	B_VDDOB3_R	-				
B14	B_HDOUTN3_R	-	PCS 3E1 CH 3 OUT N			
L11	VCC12	-				
A14	B_HDOUTP3_R	-	PCS 3E1 CH 3 OUT P			
F13	B_HDINN3_R	-	PCS 3E1 CH 3 IN N			
E13	B_HDINP3_R	-	PCS 3E1 CH 3 IN P			
G13	VCC12	-				
E9	B_VDDIB3_R	-				
L13	VCC12	-				
J11	B_REFCLKN_R	-				
H11	B_REFCLKP_R	-				
M15	PT93D	1	HDC/SI			
M16	PT93C	1	LDCN/SCS			
F14	PT93B	1	D8/MPI_DATA8			
G14	PT93A	1	CS1/MPI_CS1			
L15	PT90D	1	D9/MPI_DATA9			
L14	PT90C	1	D10/MPI_DATA10			
D14	PT90B	1	CS0N/MPI_CS0N			
E14	PT90A	1	RDN/MPI_STRB_N			
L16	PT89D	1	WRN/MPI_WR_N			
K16	PT89C	1	D7/MPI_DATA7			
G15	PT89B	1	D6/MPI_DATA6			
F15	PT89A	1	D5/MPI_DATA5			
K14	PT87D	1	D4/MPI_DATA4			
K13	PT87C	1	D3/MPI_DATA3			
B15	PT87B	1	D2/MPI_DATA2			
A15	PT87A	1	D1/MPI_DATA1			
J14	PT86D	1	D16/PCLKC1_3/MPI_DATA16			
H14	PT86C	1	D17/PCLKT1_3/MPI_DATA17			
A16	PT86B	1	D0/MPI_DATA0			
B16	PT86A	1	QOUT/CEON			
J13	PT83D	1	VREF2_1			
H13	PT83C	1	D18/MPI_DATA18			
D15	PT83B	1	DOUT			
E15	PT83A	1	MCA_DONE_IN			
J16	PT81D	1	D19/PCLKC1_2/MPI_DATA19			

## LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
AH16	VCCIO4	-					
AJ13	VCCIO4	-					
AJ7	VCCIO4	-					
AL14	VCCIO4	-					
AL8	VCCIO4	-					
AM11	VCCIO4	-					
AM17	VCCIO4	-					
AM5	VCCIO4	-					
AE20	VCCIO5	-					
AE23	VCCIO5	-					
AE26	VCCIO5	-					
AH22	VCCIO5	-					
AH28	VCCIO5	-					
AJ19	VCCIO5	-					
AJ25	VCCIO5	-					
AL18	VCCIO5	-					
AL24	VCCIO5	-					
AL30	VCCIO5	-					
AM21	VCCIO5	-					
AM27	VCCIO5	-					
AA31	VCCIO6	-					
AB29	VCCIO6	-					
AC24	VCCIO6	-					
AD32	VCCIO6	-					
AE28	VCCIO6	-					
AG31	VCCIO6	-					
AK32	VCCIO6	-					
T29	VCCIO6	-					
U31	VCCIO6	-					
V32	VCCIO6	-					
W28	VCCIO6	-					
Y26	VCCIO6	-					
E31	VCCI07	-					
G28	VCCI07	-					
H32	VCCI07	-					
K29	VCCI07	-					
L31	VCCI07	-					
M25	VCCI07	-					
N28	VCCI07	-					
P32	VCCI07	-					
R25	VCCI07	-					
J25	VCCIO1	-					
N11	VTT_2	2					

	LFSC/M80		LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AY41	PB12A	5		PB13A	5	
BA41	PB12B	5		PB13B	5	
AT39	PB12C	5		PB13C	5	
AT38	PB12D	5		PB13D	5	
AV37	PB13A	5		PB15A	5	
AV36	PB13B	5		PB15B	5	
AM31	PB13C	5		PB15C	5	
AM32	PB13D	5		PB15D	5	
BA40	PB15A	5		PB16A	5	
BB40	PB15B	5		PB16B	5	
AM29	PB15C	5		PB16C	5	
AL29	PB15D	5		PB16D	5	
AY39	PB16A	5		PB17A	5	
AY38	PB16B	5		PB17B	5	
AN33	PB16C	5		PB17C	5	
AN32	PB16D	5		PB17D	5	
BA39	PB17A	5		PB19A	5	
BA38	PB17B	5		PB19B	5	
AT37	PB17C	5		PB19C	5	
AT36	PB17D	5		PB19D	5	
AW36	PB19A	5		PB20A	5	
AW35	PB19B	5		PB20B	5	
AM28	PB19C	5		PB20C	5	
AL28	PB19D	5		PB20D	5	
BB38	PB20A	5		PB21A	5	
BB39	PB20B	5		PB21B	5	
AR34	PB20C	5		PB21C	5	
AR33	PB20D	5		PB21D	5	
AV35	PB21A	5		PB23A	5	
AV34	PB21B	5		PB23B	5	
AT33	PB21C	5		PB23C	5	
AT34	PB21D	5		PB23D	5	
BA37	PB23A	5		PB25A	5	
BA36	PB23B	5		PB25B	5	
AP33	PB23C	5		PB25C	5	
AP32	PB23D	5		PB25D	5	
AY36	PB24A	5		PB26A	5	
AY35	PB24B	5		PB26B	5	
AN31	PB24C	5		PB26C	5	
AN30	PB24D	5		PB26D	5	
BB37	PB25A	5		PB27A	5	
BB36	PB25B	5		PB27B	5	
AP31	PB25C	5		PB27C	5	
AP30	PB25D	5		PB27D	5	
AV33	PB27A	5		PB29A	5	

	LFSC/M80		LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
BA19	PB73A	4		PB87A	4	
BA18	PB73B	4		PB87B	4	
AU19	PB73C	4		PB87C	4	
AU18	PB73D	4		PB87D	4	
AV19	PB74A	4	PCLKT4_2	PB89A	4	PCLKT4_2
AV18	PB74B	4	PCLKC4_2	PB89B	4	PCLKC4_2
AN19	PB74C	4	PCLKT4_7	PB89C	4	PCLKT4_7
AP19	PB74D	4	PCLKC4_7	PB89D	4	PCLKC4_7
BB17	PB75A	4	PCLKT4_1	PB90A	4	PCLKT4_1
BB16	PB75B	4	PCLKC4_1	PB90B	4	PCLKC4_1
AT19	PB75C	4	PCLKT4_6	PB90C	4	PCLKT4_6
AT18	PB75D	4	PCLKC4_6	PB90D	4	PCLKC4_6
BA17	PB77A	4	PCLKT4_0	PB91A	4	PCLKT4_0
BA16	PB77B	4	PCLKC4_0	PB91B	4	PCLKC4_0
AR19	PB77C	4	VREF2_4	PB91C	4	VREF2_4
AR18	PB77D	4		PB91D	4	
AY17	PB79A	4	PCLKT4_5	PB93A	4	PCLKT4_5
AY16	PB79B	4	PCLKC4_5	PB93B	4	PCLKC4_5
AN18	PB79C	4		PB93C	4	
AP18	PB79D	4		PB93D	4	
AW17	PB80A	4	PCLKT4_3	PB94A	4	PCLKT4_3
AW16	PB80B	4	PCLKC4_3	PB94B	4	PCLKC4_3
AU17	PB80C	4	PCLKT4_4	PB94C	4	PCLKT4_4
AU16	PB80D	4	PCLKC4_4	PB94D	4	PCLKC4_4
AV17	PB81A	4		PB95A	4	
AV16	PB81B	4		PB95B	4	
AL18	PB81C	4		PB95C	4	
AM18	PB81D	4		PB95D	4	
BB15	PB83A	4		PB97A	4	
BB14	PB83B	4		PB97B	4	
AP17	PB83C	4		PB97C	4	
AN17	PB83D	4		PB97D	4	
BA15	PB84A	4		PB98A	4	
BA14	PB84B	4		PB98B	4	
AT16	PB84C	4		PB98C	4	
AT15	PB84D	4		PB98D	4	
AV15	PB85A	4		PB99A	4	
AV14	PB85B	4		PB99B	4	
AR16	PB85C	4		PB99C	4	
AR15	PB85D	4		PB99D	4	
AY14	PB87A	4		PB101A	4	
AY13	PB87B	4		PB101B	4	
AU15	PB87C	4		PB101C	4	
AU14	PB87D	4		PB101D	4	
BB13	PB88A	4		PB102A	4	

### **Conventional Packaging**

Commercial							
Part Number	Grade	Package	Balls	Temp.	LUTs (K)		
LFSC3GA15E-7F256C	-7	fpBGA	256	COM	15.2		
LFSC3GA15E-6F256C	-6	fpBGA	256	COM	15.2		
LFSC3GA15E-5F256C	-5	fpBGA	256	COM	15.2		
LFSC3GA15E-7F900C	-7	fpBGA	900	COM	15.2		
LFSC3GA15E-6F900C	-6	fpBGA	900	COM	15.2		
LFSC3GA15E-5F900C	-5	fpBGA	900	COM	15.2		

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSCM3GA15EP1-7F256C	-7	fpBGA	256	COM	15.2
LFSCM3GA15EP1-6F256C	-6	fpBGA	256	COM	15.2
LFSCM3GA15EP1-5F256C	-5	fpBGA	256	COM	15.2
LFSCM3GA15EP1-7F900C	-7	fpBGA	900	COM	15.2
LFSCM3GA15EP1-6F900C	-6	fpBGA	900	COM	15.2
LFSCM3GA15EP1-5F900C	-5	fpBGA	900	COM	15.2

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSC3GA25E-7F900C	-7	fpBGA	900	COM	25.4
LFSC3GA25E-6F900C	-6	fpBGA	900	COM	25.4
LFSC3GA25E-5F900C	-5	fpBGA	900	COM	25.4
LFSC3GA25E-7FF1020C1	-7	Organic fcBGA	1020	COM	25.4
LFSC3GA25E-6FF1020C1	-6	Organic fcBGA	1020	COM	25.4
LFSC3GA25E-5FF1020C1	-5	Organic fcBGA	1020	COM	25.4
LFSC3GA25E-7FFA1020C	-7	Organic fcBGA Revision 2	1020	COM	25.4
LFSC3GA25E-6FFA1020C	-6	Organic fcBGA Revision 2	1020	COM	25.4
LFSC3GA25E-5FFA1020C	-5	Organic fcBGA Revision 2	1020	COM	25.4

1. Converted to organic flip-chip BGA package revision 2 per PCN #02A-10.

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSCM3GA25EP1-7F900C	-7	fpBGA	900	COM	25.4
LFSCM3GA25EP1-6F900C	-6	fpBGA	900	COM	25.4
LFSCM3GA25EP1-5F900C	-5	fpBGA	900	COM	25.4
LFSCM3GA25EP1-7FF1020C <sup>1</sup>	-7	Organic fcBGA	1020	COM	25.4
LFSCM3GA25EP1-6FF1020C1	-6	Organic fcBGA	1020	COM	25.4
LFSCM3GA25EP1-5FF1020C1	-5	Organic fcBGA	1020	COM	25.4
LFSCM3GA25EP1-7FFA1020C	-7	Organic fcBGA Revision 2	1020	COM	25.4
LFSCM3GA25EP1-6FFA1020C	-6	Organic fcBGA Revision 2	1020	COM	25.4
LFSCM3GA25EP1-5FFA1020C	-5	Organic fcBGA Revision 2	1020	COM	25.4

1. Converted to organic flip-chip BGA package revision 2 per PCN #02A-10.