

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	40000
Total RAM Bits	4075520
Number of I/O	562
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TJ)
Package / Case	1020-BBGA, FCBGA
Supplier Device Package	1020-OFCBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfscm3ga40ep1-5ff1020i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# LatticeSC/M Family Data Sheet Introduction

January 2010 Data Sheet DS1004

### **Features**

### High Performance FPGA Fabric

- 15K to 115K four input Look-up Tables (LUT4s)
- 139 to 942 I/Os
- 700MHz global clock; 1GHz edge clocks

# ■ 4 to 32 High Speed SERDES and flexiPCS<sup>TM</sup> (per Device)

- Performance ranging from 600Mbps to 3.8Gbps
- Excellent Rx jitter tolerance (0.8UI at 3.125Gbps)
- Low Tx jitter (0.25UI typical at 3.125Gbps)
- Built-in Pre-emphasis and equalization
- Low power (typically 105mW per channel)
- Embedded Physical Coding Sublayer (PCS) provides pre-engineered implementation for the following standards:
  - GbE, XAUI, PCI Express, SONET, Serial Rapidlo, 1G Fibre Channel, 2G Fibre Channel

#### ■ 2Gbps High Performance PURESPEED™ I/O

- Supports the following performance bandwidths
  - Differential I/O up to 2Gbps DDR (1GHz Clock)
  - Single-ended memory interfaces up to 800Mbps
- 144 Tap programmable Input Delay (INDEL) block on every I/O dynamically aligns data to clock for robust performance
  - Dynamic bit Adaptive Input Logic (AIL) monitoring and control circuitry per pin that automatically ensures proper set-up and hold
  - Dynamic bus: uses control bus from DLL
  - Static per bit
- Electrical standards supported:
  - LVCMOS 3.3/2.5/1.8/1.5/1.2, LVTTL
  - SSTL 3/2/18 I, II; HSTL 18/15 I, II
  - PCI, PCI-X
  - LVDS, Mini-LVDS, Bus-LVDS, MLVDS, LVPECL, RSDS
- Programmable On Die Termination (ODT)
  - Includes Thevenin Equivalent and low power V<sub>TT</sub> termination options

#### Memory Intensive FPGA

sysMEM™ embedded Block RAM

- 1 to 7.8 Mbits memory
- True Dual Port/Pseudo Dual Port/Single Port
- Dedicated FIFO logic for all block RAM
- 500MHz performance
- Additional 240K to 1.8Mbits distributed RAM

#### ■ sysCLOCK<sup>™</sup> Network

- · Eight analog PLLs per device
  - Frequency range from 15MHz to 1GHz
  - Spread spectrum support
- 12 DLLs per device with direct control of I/O delay
  - Frequency range from 100MHz to 700MHz
- Extensive clocking network
  - 700MHz primary and 325 MHz secondary clocks
  - 1GHz I/O-connected edge clocks
- Precision Clock Divider
  - Phase matched x2 and x4 division of incoming clocks
- Dynamic Clock Select (DCS)
  - Glitch free clock MUX

### ■ Masked Array for Cost Optimization (MACO<sup>TM</sup>) Blocks

 On-chip structured ASIC Blocks provide preengineered IP for low power, low cost system level integration

### High Performance System Bus


- Ties FPGA elements together with a standard bus framework
  - Connects to peripheral user interfaces for run-time dynamic configuration

#### System Level Support

- IEEE standard 1149.1 Boundary Scan, plus ispTRACY™ internal logic analyzer
- IEEE Standard 1532 in-system configuration
- 1.2V and 1.0V operation
- Onboard oscillator for initialization and general use
- Embedded PowerPC microprocessor interface
- Low cost wire-bond and high pin count flip-chip packaging
- Low cost SPI Flash RAM configuration

high-speed interfaces in the LatticeSC devices. Figure 2-18 shows how differential receivers and drivers are arranged between PIOs.

Figure 2-18. Differential Drivers and Receivers



<sup>\*</sup>Differential Driver only available on right and left of the device.

#### PIO

The PIO contains five blocks: an input register block, output register block, tristate register block, update block, and a control logic block. These blocks contain registers for both single data rate (SDR), double data rate (DDR), and shift register operation along with the necessary clock and selection logic.

### Input Register Block

The input register block contains delay elements and registers that can be used to condition signals before they are passed to the device core. Figure 2-20 show the diagram of the input register block. The signal from the PURE-SPEED I/O buffer (DI) enters the input register block and can be used for three purposes, as a source for the combinatorial (INDD) and clock outputs (INCK), the input into the SDR register/latch block and the input to the delay block. The output of the delay block can be used as combinatorial (INDD) and clock (INCK) outputs, an input to the DDR/Shift Register Block or an input into the SDR register block.

#### Input SDR Register/Latch Block

The SDR register/latch block has a latch and a register/latch that can be used in a variety of combinations to provide a registered or latched output (INFF). The latch operates off high-speed input clocks and latches data on the positive going edge. The register/latch operates off the low-speed input clock and registers/latches data on the positive going edge. Both the latch and the register/latch have a clock enable input that is driven by the input clock enable. In addition both have a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR (LSR has precedence over CE) and Global Set Reset GSR enable or disable. The register and latch LSR inputs are driven from LSRI, which is generated from the PIO control MUX. The GSR inputs are driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

### **Input Delay Block**

The delay block uses 144 tapped delay lines to obtain coarse and fine delay resolution. These delays can be adjusted during configuration or automatically via DLL or AIL blocks. The Adaptive Input Logic (AIL) uses this delay block to adjust automatically the delay in the data path to ensure that it has sufficient setup and hold time.

The delay line in this block matches the delay line that is used in the 12 on-chip DLLs. The delay line can be set via configuration bits or driven from a calibration bus that allows the setting to be controlled either from one of the on-chip DLLs or user logic. Controlling the delay from one of the on-chip DLLs allow the delay to be calibrated to the DLL clock and hence compensated for the variations in process, voltage and temperature.

From paired PIO To paired PIO for wide muxing for wide muxing Bypass used for DDR IPOS0 (Can act as IPOS2 Data Input when paired) (From Delay Block) IPOS1 (Can act as IPOS3 when paired) **HCLKIN** LCLKIN POS Update **NEG Update** Bypass used for DDR INEG0 (Can act as INEG2 when paired) Used for DDR with Half Clock Transfer INEG1 (Can act as INEG3 when paired) From paired PIO for wide muxing To paired PIO for wide muxing

Figure 2-21. Input DDR/Shift Register Block

### **Output Register Block**

The output register block provides the ability to register signals from the core of the device before they are passed to the PURESPEED I/O buffers. The block contains a register for SDR operation and a group of registers for DDR and shift register operation. The output signal (DO) can be derived directly from one of the inputs (bypass mode), the SDR register or the DDR/shift register block. Figure 2-22 shows the diagram of the Output Register Block.

#### **Output SDR Register/Latch Block**

The SDR register operates on the positive edge of the high-speed clock. It has clock enable that is driven by the clock enable output signal generated by the control MUX. In addition it has a variety of programmable options for set/reset including, set or reset, asynchronous or synchronous Local Set Reset LSR (LSR has precedence over CE) and Global Set Reset GSR enable or disable. The register LSR input is driven from LSRO, which is generated from the PIO control MUX. The GSR inputs is driven from the GSR output of the PIO control MUX, which allows the global set-reset to be disabled on a PIO basis.

#### **Output DDR/Shift Block**

The DDR/Shift block contains registers and associated logic that support DDR and shift register functions using the high-speed clock and the associated transfer from the low-speed clock domain. It functions as a gearbox allowing low-speed parallel data from the FPGA fabric be output as a higher speed serial stream. Each PIO supports DDR and x2 shift functions. If desired PIOs A and B or C and D can be combined to form x4 shift functions. Figure 2-22 shows a simplified block diagram of the shift register block.

Table 2-10. Supported Output Standards4

Output Standard	Drive	V <sub>CCIO</sub> (Nom)	On-chip Output Termination
Single-ended Interfaces			,
LVTTL/D <sup>1</sup>	8mA, 16mA, 24mA	3.3	None.
LVCMOS33/D1	8mA, 16mA, 24mA	3.3	None
LVCMOS25/D <sup>1, 2</sup>	4mA, 8mA, 12mA, 16mA,	2.5	None, series: 25, 33, 50, 100
LVCMOS18/D <sup>1, 2</sup>	4mA, 8mA, 12mA, 16mA,	1.8	None, series: 25, 33, 50, 100
LVCMOS15/D1,2	4mA, 8mA, 12mA, 16mA,	1.5	None, series: 25, 33, 50, 100
LVCMOS12/D1,2	2mA, 4mA, 8mA, 12mA	1.2	None, series: 25, 33, 50, 100
PCIX15	N/A	1.5	None
PCI33, PCIX33, AGP1X33, AGP2X33	N/A	3.3	None
HSTL18_I	N/A	1.8	None, series: 50
HSTL18_II	N/A	1.8	None, series: 25, series + parallel to V <sub>CCIO</sub> / 2: 25 + 60
HSTL15_I	N/A	1.5	None, series: 50
HSTL15_II	N/A	1.5	None, series: 25, series + parallel to V <sub>CCIO</sub> / 2: 25 + 60
SSTL33_I	N/A	3.3	None
SSTL33_II	N/A	3.3	None
SSTL25_I	N/A	2.5	None, series: 50
SSTL25_II	N/A	2.5	None, series: 33, series + parallel to V <sub>CCIO</sub> /2: 33+60
SSTL18_ I	N/A	1.8	None, series: 33
SSTL18_II	N/A	1.8	None, series: 33, series + parallel to V <sub>CCIO</sub> /2: 33+60
Differential Interfaces			,
SSTL18D_I	N/A	1.8	None, series: 33
SSTL25D_I	N/A	2.5	None, series: 50
SSTL18D_II, SSTL25D_II	N/A	1.2/2.5/3.3	None, series: 33, series + parallel to V <sub>CCIO</sub> /2: 33+ 60
SSTL33D_I, II	N/A	3.3	None
HSTL15D_I, HSTL18D_I	N/A	1.5/1.8	None, series: 50
HST15D_II, HSTL18D_II	N/A	1.5/1.8	None, series: 25, series + parallel to V <sub>CCIO</sub> / 2: 25 + 60
LVDS	2mA, 3.5mA, 4mA, 6mA	N/A	None
Mini-LVDS	3.5mA, 4mA, 6mA	N/A	None
BLVDS25	N/A	N/A	None
MLVDS25	N/A	N/A	None
LVPECL33 <sup>3</sup>	N/A	3.3	None
RSDS	2mA, 3.5mA, 4mA, 6mA	N/A	None

<sup>1.</sup> D refers to open drain capability.

### **PCI Clamp**

A programmable PCI clamp is available on the top and bottom banks of the device. The PCI clamp can be turned "ON" or "OFF" on each pin independently. The PCI clamp is used when implementing a 3.3V PCI interface. The

<sup>2.</sup> User can select either drive current or driver impedances but not both.

<sup>3.</sup> Emulated with external resistors.


<sup>4.</sup> No GTL or GTL+ support.

#### **Differential Input Termination**

The LatticeSC device allows two types of differential termination. The first is a single resistor across the differential inputs. The second is a center-tapped system where each input is terminated to the on-chip termination bus  $V_{CMT}$ . The  $V_{CMT}$  bus is DC-coupled through an internal capacitor to ground.

Figure 2-29 shows the differential termination schemes and Table 2-9 shows the nominal values of the termination resistors.

Figure 2-29. Differential Termination Scheme



#### Calibration

There are two calibration sources that are associated with the termination scheme used in the LatticeSC devices:

- DIFFR This pin occurs in each bank that supports differential drivers and must be connected through a 1K+/-1% resistor to ground if differential outputs are used. Note that differential drivers are not supported in banks 1, 4 and 5.
- XRES There is one of these pins per device. It is used for several functions including calibrating on-chip termination. This pin should always be connected through a 1K+/-1% resistor to ground.

The LatticeSC devices support two modes of calibration:

- Continuous In this mode the SC devices continually calibrate the termination resistances. Calibration happens several times a second. Using this mode ensures that termination resistances remain calibrated as the silicon junction temperature changes.
- User Request In this mode the calibration circuit operates continuously. However, the termination resistor values are only updated on the assertion of the calibration\_update signal available to the core logic.

For more information on calibration, refer to the details of additional technical documentation at the end of this data sheet.

### **Hot Socketing**

The LatticeSC devices have been carefully designed to ensure predictable behavior during power-up and power-down. To ensure proper power sequencing, care must be taken during power-up and power-down as described below. During power-up and power-down sequences, the I/Os remain in tristate until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled to within specified limits,

flexiPCS quads are not dedicated solely to industry standard protocols. Each quad (and each channel within a quad) can be programmed for many user defined data manipulation modes. For example, modes governing user-defined word alignment and multi-channel alignment can be programmed for non-standard protocol applications.

For more information on the functions and use of the flexiPCS, refer to the <u>LatticeSC/M Family flexiPCS Data Sheet</u>.

### **System Bus**

Each LatticeSC device connects the FPGA elements with a standardized bus framework referred to as a System Bus. Multiple bus masters optimize system performance by sharing resources between different bus masters such as the MPI and configuration logic. The wide data bus configuration of 32 bits with 4-bit parity supports high-bandwidth, data intensive applications.

There are two types of interfaces on the System Bus, master and slave. A master interface has the ability to perform actions on the bus, such as writes and reads to and from a specific address. A slave interface responds to the actions of a master by accepting data and address on a write and providing data on a read. The System Bus has a memory map which describes each of the slave peripherals that is connected on the bus. Using the addresses listed in the memory map, a master interface can access each of the slave peripherals on the System Bus. Any and all peripherals on the System Bus can be used at the same time. Table 2-12 list all of the available user peripherals on the System Bus after device power-up.

Table 2-12. System Bus User Peripherals

Peripheral	Name	Interface Type
Micro Processor Interface	MPI	Master
User Master Interface	UMI	Master
User Slave Interface	USI	Slave
Serial Management Interface (PLL, DLL, User Logic)	SMI	Slave
Physical Coding Sublayer	PCS	Slave
Direct FPGA Access	DFA	Slave

The peripherals listed in Table 2-12 can be added when the System Bus module is created using Module IP/Manager (ispLEVER Module/IP Manager).

Figure 2-31 also lists the existing peripherals on the System Bus. The gray boxes are available only during configuration. Refer to Lattice technical note TN1080, <u>LatticeSC sysCONFIG Usage Guide</u>, for configuration options. The Status and Config box refers to internal System Bus registers. This document presents all the interfaces listed in Table 2-12 in detail to help the user utilize the desired functions of the System Bus.

# LatticeSC/M Internal Timing Parameters<sup>1</sup>

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

			-7		-	6	-		
Parameter	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
PFU Logic M	ode Timing								
t <sub>LUT4_PFU</sub>	CTOF_DEL	LUT4 delay (A to D inputs to F output)	_	0.045	_	0.050	_	0.054	ns
t <sub>LUT5_PFU</sub>	MTOOFX_DEL	LUT5 delay (inputs to output)	_	0.152	_	0.172	_	0.192	ns
t <sub>LSR_PFU</sub>	LSR_DEL	Set/Reset to output (asynchronous)	_	0.378	_	0.426	_	0.474	ns
t <sub>SUM_PFU</sub>	UM_PFU M_SET Clock to Mux (M0,M1) input setup time		0.113	_	0.131	_	0.148	_	ns
t <sub>HM_PFU</sub>	M_HLD	Clock to Mux (M0,M1) input hold time	-0.041	—	-0.046	_	-0.052	—	ns
t <sub>SUD_PFU</sub>	DIN_SET	Clock to D input setup time	0.072	_	0.083	_	0.094	_	ns
t <sub>HD_PFU</sub>	DIN_HLD	Clock to D input hold time	-0.028	—	-0.032	_	-0.035	—	ns
t <sub>CK2Q_PFU</sub>	REG_DEL	Clock to Q delay, D-type register configuration	_	0.224	_	0.252	_	0.279	ns
t <sub>LE2Q_PFU</sub>	LTCH_DEL	Clock to Q delay latch configuration	_	0.294	_	0.331	_	0.367	ns
t <sub>LD2Q_PFU</sub>	TLTCH_DEL	D to Q throughput delay when latch is enabled	_	0.300	_	0.338	_	0.376	ns
PFU Memory	Mode Timing			II.	II.		ı	II.	I.
t <sub>CORAM_PFU</sub>	CLKTOF_DEL	Clock to Output		0.575		0.649		0.724	ns
t <sub>SUDATA_PFU</sub>	DIN_SET	Data Setup Time	-0.024	_	-0.026	_	-0.027	_	ns
t <sub>HDATA_PFU</sub>	DIN_HLD	Data Hold Time	0.075	_	0.084	_	0.094	_	ns
t <sub>SUADDR_PFU</sub>	WAD_SET	Address Setup Time	-0.176	_	-0.196	_	-0.215	_	ns
t <sub>HADDR_PFU</sub>	WAD_HLD	Address Hold Time	0.110	_	0.124	_	0.138	_	ns
t <sub>SUWREN_PFU</sub>	WE_SET	Write/Read Enable Setup Time	0.014	_	0.019	_	0.024	_	ns
t <sub>HWREN_PFU</sub>	WE_HLD	Write/Read Enable Hold Time	0.078	—	0.086	_	0.094	—	ns
PIC Timing				•	•			•	
PIO Input/Ou	tput Buffer Timi	ng							
t <sub>IN_PIO</sub>	IN_DEL	Input Buffer Delay(LVCMOS25)		0.578	_	0.661		0.744	ns
t <sub>OUT_PIO</sub>	DOPADI_DEL	Output Buffer Delay(LVCMOS25)	_	2.712	_	3.027	_	3.395	ns
t <sub>SUI_PIO</sub>	DIN_SET	Input Register Setup Time (Data Before Clock)	0.277	_	0.312		0.348	_	ns
t <sub>HI_PIO</sub>	DIN_HLD	Input Register Hold Time (Data after Clock)	-0.267	_	-0.306	_	-0.345	_	ns
t <sub>COO_PIO</sub>	CK_DEL	Output Register Clock to Output Delay	_	0.513	_	0.571	_	0.639	ns
t <sub>SUCE_PIO</sub>	CE_SET	Input Register Clock Enable Setup Time	_	0.000	_	0.000	_	0.000	ns
t <sub>HCE_PIO</sub>	CE_HLD	Input Register Clock Enable Hold Time	_	0.129	_	0.145	_	0.161	ns
t <sub>SULSR_PIO</sub>	LSR_SET	Set/Reset Setup Time	0.057	_	0.060	_	0.063		ns
t <sub>HLSR_PIO</sub>	LSR_HLD	Set/Reset Hold Time	-0.151	_	-0.159		-0.169		ns
t <sub>LE2Q_PIO</sub>	CK_DEL	Input Register Clock to Q delay latch configuration	_	0.335	_	0.372	_	0.410	ns
t <sub>LD2Q_PIO</sub>	DIN_DEL	Input Register D to Q throughput delay when latch is enabled	_	0.578	_	0.647	_	0.717	ns

### Input Delay Block/AIL Timing

Parameter	Description	Min.	Тур.	Max.	Units
t <sub>FDEL</sub>	Fine delay time	35	45	80	ps
t <sub>CDEL</sub>	Coarse delay time	1120	1440	2560	ps
jt <sub>AIL</sub>	AIL jitter tolerance	1- ((N <sup>1</sup> * t <sub>FDEL</sub> ) / (Clock Period))			UI

<sup>1.</sup> N = number of fine delays used in a particular AIL setting

## **GSR Timing**

			-	7	-	6	-	5	
Parameter	Description	vcc	Min.	Max.	Min.	Max.	Min.	Max.	Units
t	Maximum operating frequency for	1.14V	_	438	_	417	_	398	MHz
<sup>I</sup> SYNC_GSR_MAX	synchronous GSR	0.95V	_	378	_	355	_	337	MHz
tasync_gsr_mpw	Minimum pulse width of asynchronous input	_	_	_	_	_	3.3	_	ns


Note: Synchronous GSR goes out of reset in two cycles from the clock edge where the setup time of the FF was met.

### **Internal System Bus Timing**

		-	7	-	6		5	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
t <sub>HCLK</sub>	Maximum operating frequency for internal system bus HCLK.	_	200	_	200	_	200	MHz


Note: There is no minimum frequency. If HCLK is sourced from the embedded oscillator, the minimum frequency limitation of the oscillator/divider is about 0.3 MHz. Refer to the osciallator data for missing configuration modes.

Figure 3-10. FIFO Reset Waveform



Note: RE and WE must be deactivated t<sub>RSU</sub> before the Positive FIFO reset edge and enabled t<sub>RSH</sub> after the FIFO reset negative edge.

Figure 3-11. Read Pointer Reset Waveform



Note: RE and WE must be deactivated  $t_{\mathsf{RSU}}$  before the Positive FIFO reset edge and enabled  $t_{\mathsf{RSH}}$  after the FIFO reset negative edge.

	LFSC/M15			LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
N3	PL27A	6		PL30A	6		
P3	PL27B	6		PL30B	6		
P4	PL27C	6	PCLKT6_3	PL30C	6	PCLKT6_3	
P2	PL28A	6		PL31A	6		
R2	PL28B	6		PL31B	6		
Т3	PL28C	6	PCLKT6_2	PL31C	6	PCLKT6_2	
R3	PL28D	6	PCLKC6_2	PL31D	6	PCLKC6_2	
P1	PL31A	6		PL34A	6		
R1	PL31B	6		PL34B	6		
R5	PL31C	6	VREF1_6	PL34C	6	VREF1_6	
R4	PL31D	6		PL34D	6		
T2	PL32A	6		PL35A	6		
U2	PL32B	6		PL35B	6		
T1	PL33A	6		PL38A	6		
U1	PL33B	6		PL38B	6		
V1	PL35A	6		PL42A	6		
W1	PL35B	6		PL42B	6		
V6	PL35D	6	DIFFR_6	PL42D	6	DIFFR_6	
V2	PL36A	6		PL43A	6		
W2	PL36B	6		PL43B	6		
Y1	PL37A	6		PL44A	6		
AA1	PL37B	6		PL44B	6		
AB1	PL39A	6		PL48A	6		
AC1	PL39B	6		PL48B	6		
Y5	PL40A	6		PL49A	6		
Y6	PL40B	6		PL49B	6		
AD2	PL41A	6		PL51A	6		
AE2	PL41B	6		PL51B	6		
AB5	PL41D	6	VREF2_6	PL51D	6	VREF2_6	
AC3	PL43A	6		PL52A	6		
AD3	PL43B	6		PL52B	6		
AF1	PL44A	6		PL55A	6		
AG1	PL44B	6		PL55B	6		
AB6	PL44C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F	PL55C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F	
AC5	PL44D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F	PL55D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F	
AF2	PL45A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E	PL57A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E	
AG2	PL45B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E	PL57B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E	
AC6	PL45C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A	PL57C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A	
AC7	PL45D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A	PL57D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A	
AE4	XRES	-		XRES	-		
AG4	VCC12	-		VCC12	-		
AD5	TEMP	6		TEMP	6		
AF5	VCC12	-		VCC12	-		
AH1	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B	
AJ1	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B	

	LFSC/M15					LFSC/M25
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
R29	PR28B	3		PR31B	3	
P29	PR28A	3		PR31A	3	
P27	PR27C	3	PCLKT3_3	PR30C	3	PCLKT3_3
N29	PR27B	3		PR30B	3	
N28	PR27A	3		PR30A	3	
R25	PR26D	3	PCLKC3_1	PR29D	3	PCLKC3_1
R26	PR26C	3	PCLKT3_1	PR29C	3	PCLKT3_1
R28	PR26B	3	PCLKC3_0	PR29B	3	PCLKC3_0
P28	PR26A	3	PCLKT3_0	PR29A	3	PCLKT3_0
N27	PR24D	2	PCLKC2_2	PR27D	2	PCLKC2_2
P26	PR24C	2	PCLKT2_2	PR27C	2	PCLKT2_2
L30	PR24B	2	PCLKC2_0	PR27B	2	PCLKC2_0
K30	PR24A	2	PCLKT2_0	PR27A	2	PCLKT2_0
J30	PR23B	2	PCLKC2_1	PR26B	2	PCLKC2_1
H30	PR23A	2	PCLKT2_1	PR26A	2	PCLKT2_1
M26	PR22D	2	DIFFR_2	PR25D	2	DIFFR_2
M25	PR22C	2	VREF1_2	PR25C	2	VREF1_2
G29	PR22B	2		PR25B	2	
F29	PR22A	2		PR25A	2	
H28	PR19D	2		PR22D	2	
J28	PR19C	2		PR22C	2	
E30	PR19B	2		PR22B	2	
E29	PR19A	2		PR22A	2	
L26	PR18D	2	VREF2_2	PR18D	2	VREF2_2
L25	PR18C	2		PR18C	2	
F28	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_C	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_C
G28	PR18A	2	URC_DLLT_IN_D/URC_DLLT_FB_C	PR18A	2	URC_DLLT_IN_D/URC_DLLT_FB_C
K26	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A
K25	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A
D30	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_D	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_D
D29	PR17A	2	URC_DLLT_IN_C/URC_DLLT_FB_D	PR17A	2	URC_DLLT_IN_C/URC_DLLT_FB_D
G26	PR15D	2		PR16D	2	
H26	PR15C	2		PR16C	2	
E28	PR15B	2	URC_PLLC_IN_A/URC_PLLC_FB_B	PR16B	2	URC_PLLC_IN_A/URC_PLLC_FB_B
D28	PR15A	2	URC_PLLT_IN_A/URC_PLLT_FB_B	PR16A	2	URC_PLLT_IN_A/URC_PLLT_FB_B
J25	VCCJ	-		VCCJ	-	
H25	TDO	-	TDO	TDO	-	TDO
J26	TMS	-		TMS	-	
G25	TCK	-		TCK	-	
G24	TDI	-		TDI	-	
F26	PROGRAMN	1		PROGRAMN	1	
H24	MPIIRQN	1	CFGIRQN/MPI_IRQ_N	MPIIRQN	1	CFGIRQN/MPI_IRQ_N
F25	CCLK	1		CCLK	1	
D27	VCC12	-		VCC12	-	
E26	VCC12	-		VCC12	-	

# LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M40			LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
G27	A_REFCLKP_L	-		A_REFCLKP_L	-		
H27	A_REFCLKN_L	-		A_REFCLKN_L	-		
H25	VCC12	-		VCC12	-		
H26	RESP_ULC	-		RESP_ULC	-		
B33	RESETN	1		RESETN	1		
C34	TSALLN	1		TSALLN	1		
D34	DONE	1		DONE	1		
C33	INITN	1		INITN	1		
J27	MO	1		MO	1		
K27	M1	1		M1	1		
M26	M2	1		M2	1		
L26	M3	1		M3	1		
F30	PL16A	7	ULC_PLLT_IN_A/ULC_PLLT_FB_B	PL16A	7	ULC_PLLT_IN_A/ULC_PLLT_FB_B	
G30	PL16B	7	ULC_PLLC_IN_A/ULC_PLLC_FB_B	PL16B	7	ULC_PLLC_IN_A/ULC_PLLC_FB_B	
H28	PL16C	7		PL16C	7		
J28	PL16D	7		PL16D	7		
F31	PL17A	7	ULC_DLLT_IN_C/ULC_DLLT_FB_D	PL17A	7	ULC_DLLT_IN_C/ULC_DLLT_FB_D	
G31	PL17B	7	ULC_DLLC_IN_C/ULC_DLLC_FB_D	PL17B	7	ULC_DLLC_IN_C/ULC_DLLC_FB_D	
N25	PL17C	7	ULC_PLLT_IN_B/ULC_PLLT_FB_A	PL17C	7	ULC_PLLT_IN_B/ULC_PLLT_FB_A	
P25	PL17D	7	ULC_PLLC_IN_B/ULC_PLLC_FB_A	PL17D	7	ULC_PLLC_IN_B/ULC_PLLC_FB_A	
D33	PL18A	7	ULC_DLLT_IN_D/ULC_DLLT_FB_C	PL18A	7	ULC_DLLT_IN_D/ULC_DLLT_FB_C	
E33	PL18B	7	ULC_DLLC_IN_D/ULC_DLLC_FB_C	PL18B	7	ULC_DLLC_IN_D/ULC_DLLC_FB_C	
H29	PL18C	7		PL18C	7		
J29	PL18D	7	VREF2_7	PL18D	7	VREF2_7	
F32	PL21A	7		PL20A	7		
G32	PL21B	7		PL20B	7		
P26	PL21C	7		PL20C	7		
N26	PL21D	7		PL20D	7		
H30	PL22A	7		PL21A	7		
J30	PL22B	7		PL21B	7		
L28	PL22C	7		PL21C	7		
M28	PL22D	7		PL21D	7		
J31	PL23A	7		PL29A	7		
K31	PL23B	7		PL29B	7		
L27	PL23C	7	VREF1_7	PL29C	7	VREF1_7	
M27	PL23D	7	DIFFR_7	PL29D	7	DIFFR_7	
J32	PL25A	7		PL31A	7		
K32	PL25B	7		PL31B	7		
L29	PL25C	7		PL31C	7		
M29	PL25D	7		PL31D	7		
H33	PL26A	7		PL33A	7		
J33	PL26B	7		PL33B	7		
N27	PL26C	7		PL33C	7		
P27	PL26D	7		PL33D	7		
K33	PL27A	7		PL35A	7		

			LFSC/M40		LFSC/M80	
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
K20	GND	-		GND	-	
K23	GND	-		GND	-	
K26	GND	-		GND	-	
K28	GND	-		GND	-	
K6	GND	-		GND	-	
K9	GND	-		GND	-	
L12 L32	GND GND	-		GND GND	-	
L32	GND	-		GND	-	
M10	GND			GND	+ -	
M17	GND	_		GND	<del>  -</del>	
M24	GND	_		GND	<del>                                     </del>	
N29	GND	_		GND	_	
N7	GND	_		GND	<del> </del> -	
P15	GND	-		GND	-	
P20	GND	-		GND	-	
P3	GND	-		GND	-	
P31	GND	-		GND	-	
R10	GND	-		GND	-	
R14	GND	-		GND	-	
R16	GND	-		GND	-	
R19	GND	-		GND	-	
R21	GND	-		GND	-	
R26	GND	-		GND	-	
T15	GND	-		GND	-	
T17	GND	-		GND	-	
T18	GND	-		GND	-	
T20	GND	-		GND	-	
T28	GND	-		GND	-	
Т6	GND	-		GND	-	
U16	GND	-		GND	-	
U19	GND	-		GND	-	
U23	GND	-		GND	-	
U32	GND	-		GND	-	
U4	GND	-		GND	-	
V12 V16	GND GND	-		GND GND	-	
V16 V19	GND	-		GND	-	
V19 V3	GND	-		GND	-	
V31	GND	<u> </u>		GND	+ -	
W15	GND	_		GND	_	
W17	GND	_		GND	-	
W18	GND	_		GND	-	
W20	GND	-		GND	-	
W29	GND	-		GND	-	
0	J. 1D	l		5110		

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

		LFSC/M115	
Ball Number	Ball Function	VCCIO Bank	Dual Function
J3	PR45A	2	
M8	PR43D	2	DIFFR_2
L8	PR43C	2	VREF1_2
K4	PR43B	2	
J4	PR43A	2	
M7	PR26D	2	
L7	PR26C	2	
J5	PR26B	2	
H5	PR26A	2	
N9	PR19D	2	
P9	PR19C	2	
G3	PR19B	2	
F3	PR19A	2	
J6	PR18D	2	VREF2_2
H6	PR18C	2	
E2	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_C
D2	PR18A	2	URC_DLLT_IN_D/URC_DLLT_FB_C
P10	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A
N10	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A
G4	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_D
F4	PR17A	2	URC_DLLT_IN_C/URC_DLLT_FB_D
J7	PR15D	2	
H7	PR15C	2	
G5	PR15B	2	URC_PLLC_IN_A/URC_PLLC_FB_B
F5	PR15A	2	URC_PLLT_IN_A/URC_PLLT_FB_B
C2	ACC1	-	
M9	TDO	-	TDO
L9	TMS	-	
D1	TCK	-	
C1	TDI	-	
J8	PROGRAMN	1	
K8	MPIIRQN	1	CFGIRQN/MPI_IRQ_N
B2	CCLK	1	
H9	RESP_URC	-	
H10	VCC12	-	
H8	A_REFCLKN_R	-	
G8	A_REFCLKP_R	-	
C3	VCC12	-	
D3	A_VDDIB0_R	-	
A3	A_HDINP0_R	-	PCS 3E0 CH 0 IN P
В3	A_HDINN0_R	-	PCS 3E0 CH 0 IN N
E5	VCC12	-	
A4	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M115					
Ball Number	Ball Function	VCCIO Bank	Dual Function			
F25	B_HDINN0_L	-	PCS 361 CH 0 IN N			
E25	B_HDINP0_L	-	PCS 361 CH 0 IN P			
D28	B_VDDIB0_L	-				
G25	VCC12	-				
D29	A_VDDIB3_L	-				
C25	VCC12	-				
A25	A_HDINP3_L	-	PCS 360 CH 3 IN P			
B25	A_HDINN3_L	-	PCS 360 CH 3 IN N			
A26	A_HDOUTP3_L	-	PCS 360 CH 3 OUT P			
E27	VCC12	-				
B26	A_HDOUTN3_L	-	PCS 360 CH 3 OUT N			
F26	A_VDDOB3_L	-				
B27	A_HDOUTN2_L	-	PCS 360 CH 2 OUT N			
F27	A_VDDOB2_L	-				
A27	A_HDOUTP2_L	-	PCS 360 CH 2 OUT P			
E28	VCC12	-				
B28	A_HDINN2_L	-	PCS 360 CH 2 IN N			
A28	A_HDINP2_L	-	PCS 360 CH 2 IN P			
D30	A_VDDIB2_L	-				
C28	VCC12	-				
D31	A_VDDIB1_L	-				
C29	VCC12	-				
A29	A_HDINP1_L	-	PCS 360 CH 1 IN P			
B29	A_HDINN1_L	-	PCS 360 CH 1 IN N			
A30	A_HDOUTP1_L	-	PCS 360 CH 1 OUT P			
E29	VCC12	-				
B30	A_HDOUTN1_L	-	PCS 360 CH 1 OUT N			
F28	A_VDDOB1_L	-				
B31	A_HDOUTN0_L	-	PCS 360 CH 0 OUT N			
F29	A_VDDOB0_L	-				
A31	A_HDOUTP0_L	-	PCS 360 CH 0 OUT P			
E30	VCC12	-				
B32	A_HDINN0_L	-	PCS 360 CH 0 IN N			
A32	A_HDINP0_L	-	PCS 360 CH 0 IN P			
D32	A_VDDIB0_L	-				
C32	VCC12	-				
E34	PL30A	7				
F34	PL30B	7				
F33	PL34A	7				
G33	PL34B	7				
K30	PL38A	7				
L30	PL38B	7				
G34	PL40A	7				

LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AP41	PL91B	6		PL112B	6	
AK35	PL91C	6		PL112C	6	
AL35	PL91D	6		PL112D	6	
AN38	PL93A	6		PL115A	6	
AP38	PL93B	6		PL115B	6	
AL37	PL93C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F	PL115C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F
AM37	PL93D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F	PL115D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F
AR41	PL94A	6		PL116A	6	
AT41	PL94B	6		PL116B	6	
AN37	PL94C	6		PL116C	6	
AP37	PL94D	6		PL116D	6	
AR39	PL95A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E	PL117A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E
AR40	PL95B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E	PL117B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E
AN36	PL95C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A	PL117C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A
AP36	PL95D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A	PL117D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A
AT40	XRES	-		XRES	-	
AU41	TEMP	6		TEMP	6	
AU42	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B
AV42	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B	PB3B	5	LLC_PLLC_IN_A/LLC_PLLC_FB_B
AL33	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D
AL34	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D
AU38	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C
AV38	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C
AM34	PB4C	5		PB4C	5	
AM33	PB4D	5		PB4D	5	
AV41	PB5A	5		PB5A	5	
AW41	PB5B	5		PB5B	5	
AK30	PB5C	5		PB5C	5	
AK29	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AW42	PB7A	5		PB7A	5	
AY42	PB7B	5		PB7B	5	
AR37	PB7C	5		PB7C	5	
AR38	PB7D	5		PB7D	5	
AV40	PB8A	5		PB9A	5	
AV39	PB8B	5		PB9B	5	
AN35	PB8C	5		PB9C	5	
AN34	PB8D	5		PB9D	5	
AW40	PB9A	5		PB11A	5	
AY40	PB9B	5		PB11B	5	
AP34	PB9C	5		PB11C	5	
AP35	PB9D	5		PB11D	5	
AW39	PB11A	5		PB12A	5	
AW38	PB11B	5		PB12B	5	
AL32	PB11C	5		PB12C	5	
AL31	PB11D	5		PB12D	5	

	LFSC/M80			LFSC/M115		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AL23	PB56D	5		PB58D	5	
AW24	PB57A	5		PB61A	5	
AW23	PB57B	5		PB61B	5	
AN23	PB57C	5		PB61C	5	
AP23	PB57D	5		PB61D	5	
AY23	PB59A	5		PB63A	5	
AY24	PB59B	5		PB63B	5	
AU23	PB59C	5		PB63C	5	
AU22	PB59D	5		PB63D	5	
AV23	PB60A	5		PB66A	5	
AV22	PB60B	5		PB66B	5	
AM22	PB60C	5		PB66C	5	
AL22	PB60D	5		PB66D	5	
BA23	PB61A	5		PB69A	5	
BA22	PB61B	5		PB69B	5	
AN22	PB61C	5		PB69C	5	
AP22	PB61D	5		PB69D	5	
BB23	PB63A	5		PB71A	5	
BB22	PB63B	5		PB71B	5	
AT22	PB63C	5		PB71C	5	
AR22	PB63D	5		PB71D	5	
BB21	PB65A	4		PB73A	4	
BB20	PB65B	4		PB73B	4	
AR21	PB65C	4		PB73C	4	
AT21	PB65D	4		PB73D	4	
BA21	PB66A	4		PB75A	4	
BA20	PB66B	4		PB75B	4	
AP21	PB66C	4		PB75C	4	
AN21	PB66D	4		PB75D	4	
AV21	PB67A	4		PB78A	4	
AV20	PB67B	4		PB78B	4	
AM21	PB67C	4		PB78C	4	
AL21	PB67D	4		PB78D	4	
AY20	PB69A	4		PB81A	4	
AY19	PB69B	4		PB81B	4	
AU21	PB69C	4		PB81C	4	
AU20	PB69D	4		PB81D	4	
AW20	PB70A	4		PB83A	4	
AW19	PB70B	4		PB83B	4	
AP20	PB70C	4		PB83C	4	
AN20	PB70D	4		PB83D	4	
BB19	PB71A	4		PB86A	4	
BB18	PB71B	4		PB86B	4	
AM20	PB71C	4		PB86C	4	
AL20	PB71D	4		PB86D	4	

			LFSC/M80		LFSC/M115		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
AU9	PB103C	4		PB117C	4		
AU8	PB103D	4		PB117D	4		
AY8	PB104A	4		PB118A	4		
AY7	PB104B	4		PB118B	4		
AU7	PB104C	4		PB118C	4		
AU6	PB104D	4		PB118D	4		
BA7	PB105A	4		PB119A	4		
BA6	PB105B	4		PB119B	4		
AN13	PB105C	4		PB119C	4		
AN12	PB105D	4		PB119D	4		
AV9	PB107A	4		PB121A	4		
AV8	PB107B	4		PB121B	4		
AT10	PB107C	4		PB121C	4		
AT9	PB107D	4		PB121D	4		
AW8	PB108A	4		PB122A	4		
AW7	PB108B	4		PB122B	4		
AP11	PB108C	4		PB122C	4		
AP10	PB108D	4		PB122D	4		
BB5	PB109A	4		PB123A	4		
BB4	PB109B	4		PB123B	4		
AR10	PB109C	4		PB123C	4		
AR9	PB109D	4		PB123D	4		
BA5	PB111A	4		PB125A	4		
BA4	PB111B	4		PB125B	4		
AT7	PB111C	4		PB125C	4		
AT6	PB111D	4		PB125D	4		
BB3	PB112A	4		PB126A	4		
BA3	PB112B	4		PB126B	4		
AM14	PB112C	4		PB126C	4		
AL14	PB112D	4		PB126D	4		
AY5	PB113A	4		PB127A	4		
AY4	PB113B	4		PB127B	4		
AN11	PB113C	4		PB127C	4		
AN10	PB113D	4		PB127D	4		
AV7	PB115A	4		PB129A	4		
AV6	PB115B	4		PB129B	4		
AM12	PB115C	4		PB129C	4		
AM11	PB115D	4		PB129D	4		
AW5	PB116A	4		PB130A	4		
AW4	PB116B	4		PB130B	4		
AT5	PB116C	4		PB130C	4		
AT4	PB116D	4		PB130D	4		
AY2	PB117A	4		PB131A	4		
BA2	PB117B	4		PB131B	4		
AP9	PB117C	4		PB131C	4		


	LFSC/M80				LFSC/M115		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
V21	VCC	-		VCC	-		
V22	VCC	-		VCC	-		
V23	VCC	-		VCC	-		
V25	VCC	-		VCC	-		
V27	VCC	-		VCC	-		
W17	VCC	-		VCC	-		
W19	VCC	-		VCC	-		
W21	VCC	-		VCC	-		
W22	VCC	-		VCC	-		
W24	VCC	-		VCC	-		
W26	VCC	-		VCC	-		
Y16	VCC	-		VCC	-		
Y18	VCC	-		VCC	-		
Y20	VCC	-		VCC	-		
Y23	VCC	-		VCC	-		
Y25	VCC	-		VCC	-		
Y27	VCC	-		VCC	-		
AG22	VCC12	-		VCC12	-		
AG26	VCC12	-		VCC12	-		
T17	VCC12	-		VCC12	-		
T21	VCC12	-		VCC12	-		
T22	VCC12	-		VCC12	-		
T26	VCC12	-		VCC12	-		
U16	VCC12	-		VCC12	-		
U27	VCC12	-		VCC12	-		
AC15	VCCAUX	-		VCCAUX	-		
AC28	VCCAUX	-		VCCAUX	-		
AD15	VCCAUX	-		VCCAUX	-		
AD28	VCCAUX	-		VCCAUX	-		
AE15	VCCAUX	-		VCCAUX	-		
AE28	VCCAUX	-		VCCAUX	-		
AF15	VCCAUX	-		VCCAUX	- 1		
AF28	VCCAUX	-		VCCAUX	-		
AG15	VCCAUX	-		VCCAUX	-		
AG28	VCCAUX	-		VCCAUX	-		
AH14	VCCAUX	-		VCCAUX	-		
AH16	VCCAUX	-		VCCAUX	-		
AH17	VCCAUX	-		VCCAUX	-		
AH18	VCCAUX	-		VCCAUX	-		
AH19	VCCAUX	-		VCCAUX	-		
AH20	VCCAUX	-		VCCAUX	-		
AH23	VCCAUX	-		VCCAUX	-		
AH24	VCCAUX	-		VCCAUX	-		
AH25	VCCAUX	-		VCCAUX	-		
AH26	VCCAUX	-		VCCAUX	-		



# LatticeSC/M Family Data Sheet Ordering Information

January 2010 Data Sheet DS1004

### **Part Number Description**



- 1. fpBGA = 1.0 mm pitch BGA, fcBGA = 1.0 mm flip-chip BGA (organic and ceramic).
- 2. Converted to organic fcBGA per PCN #02A-10.
- 3. Converted to organic fcBGA per PCN #01A-10.
- 4. Not available in the LatticeSC115 and LatticeSCM115 devices.

### **Ordering Information**

Depending on the speed and temperature grade, the device can either be dual marked or single marked. The commercial grade is one speed grade faster than the associated dual marked industrial grade. The slowest commercial speed grade does not have industrial markings. The markings appear as follows:

or





Temperature Grade	Speed Grade	Single or Dual Mark?
	-7	Either OK
Commercial	-6	Dual Only
	-5	Single Only
Industrial	-6	Either OK
ilidustilai	-5	Dual Only

© 2010 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.