# E Semiconductor Corporation - <u>LFSCM3GA40EP1-5FFN1152I Datasheet</u>



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

Product Status	Obsolete
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	40000
Total RAM Bits	4075520
Number of I/O	604
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TJ)
Package / Case	1152-BBGA
Supplier Device Package	1152-FPBGA (35x35)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfscm3ga40ep1-5ffn1152i

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DLLs and dynamic glitch free clock MUXs which are required in today's high end system designs. High-speed, high-bandwidth I/O make this family ideal for high-throughput systems.

The ispLEVER<sup>®</sup> design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeSC family of FPGA devices. Synthesis library support for LatticeSC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeSC device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE<sup>™</sup> modules for the LatticeSC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Innovative high-performance FPGA architecture, high-speed SERDES with PCS support, sysMEM embedded memory and high performance I/O are combined in the LatticeSC to provide excellent performance for today's leading edge systems designs. Table 1-3 details the performance of several common functions implemented within the LatticeSC.

Table1-3. Speed Performance for Typical Functions<sup>1</sup>

Functions	Performance (MHz) <sup>2</sup>
32-bit Address Decoder	539
64-bit Address Decoder	517
32:1 Multiplexer	779
64-bit Adder (ripple)	353
32x8 Distributed Single Port (SP) RAM	768
64-bit Counter (up or down counter, non-loadable)	369
True Dual-Port 1024x18 bits	372
FIFO Port A: x36 bits, B: x9 bits	375

1. For additional information, see Typical Building BLock Function Performance table in this data sheet.

2. Advance information (-7 speed grade).

Figure 2-7. Edge Clock Resources



### **Precision Clock Divider**

Each set of edge clocks has four high-speed dividers associated with it. These are intended for generating a slower speed system clock from the high-speed edge clock. The block operates in a DIV2 or DIV4 mode and maintains a known phase relationship between the divided down clock and high-speed clock based on the release of its reset signal. The clock dividers can be fed from selected PIOs, PLLs and routing. The clock divider outputs serve as primary clock sources. This circuit also generates an edge local set/reset (ELSR) signal which is fed to the PIOs via the edge clock network and is used for the rest of the I/O gearing logic.





## Dynamic Clock Select (DCS)

The DCS is a global clock buffer with smart multiplexer functions. It takes two independent input clock sources and outputs a clock signal without any glitches or runt pulses. This is achieved irrespective of where the select signal is

#### **PURESPEED I/O Buffer Banks**

LatticeSC devices have seven PURESPEED I/O buffer banks; each is capable of supporting multiple I/O standards. Each PURESPEED I/O bank has its own I/O supply voltage ( $V_{CCIO}$ ), and two voltage references  $V_{REF1}$  and  $V_{REF2}$  resources allowing each bank to be completely independent from each other. Figure 2-26 shows the seven banks and their associated supplies. Table 2-7 lists the maximum number of I/Os per bank for the whole LatticeSC family.

In the LatticeSC devices, single-ended output buffers and ratioed input buffers (LVTTL, LVCMOS, PCI33 and PCIX33) are powered using  $V_{CCIO}$ . In addition to the bank  $V_{CCIO}$  supplies, the LatticeSC devices have a  $V_{CC}$  core logic power supply, and a  $V_{CCAUX}$  supply that power all differential and referenced buffers. VCCAUX also powers a predriver of single-ended output buffers to enhance buffer performance.

Each bank can support up to two separate VREF voltages, VREF1 and VREF2 that set the threshold for the referenced input buffers. In the LatticeSC devices any I/O pin in a bank can be configured to be a dedicated reference voltage supply pin. Each I/O is individually configurable based on the bank's supply and reference voltages.

Differential drivers have user selectable internal or external bias. External bias is brought in by the VREF1 pin in the bank. External bias for differential buffers is needed for applications that requires tighter than standard output common mode range.

Since a bank can have only one external bias circuit for differential drivers, LVDS and RSDS differential outputs can be mixed in a bank.

If a differential driver is configured in a bank, one pin in that bank becomes a DIFFR pin. This DIFFR pin must be connected to ground via an external 1K +/-1% ohm resistor. Note that differential drivers are not supported in banks 1, 4 and 5.

In addition, there are dedicated Terminating Supply ( $V_{TT}$ ) pins to be used as terminating voltage for one of the two ways to perform parallel terminations. These  $V_{TT}$  pins are available in banks 2-7, these pins are not available in some packages. When VTT termination is not required, or used to provide the common mode termination voltage (VCMT), these pins can be left unconnected on the device. If the internal or external VCMT function for differential input termination is used, the VTT pins should be unconnected and allowed to float.

There are further restrictions on the use of  $V_{TT}$  pins, for additional details refer to technical information at the end of this data sheet.



# LatticeSC/M Family Data Sheet **DC and Switching Characteristics**

December 2011

Data Sheet DS1004

### **Absolute Maximum Ratings**

Supply Voltage V <sub>CC</sub> , V <sub>CC12</sub> , V <sub>DDIB</sub> , V <sub>DDOB</sub>
Supply Voltage V <sub>CCAUX</sub> , V <sub>DDAX25</sub> , V <sub>TT</sub>
Supply Voltage V <sub>CCJ</sub> 0.5 to 3.6V
Supply Voltage V <sub>CCIO</sub> (Banks 1, 4, 5)0.5 to 3.6V
Supply Voltage V <sub>CCIO</sub> (Banks 2, 3, 6, 7)
Input or I/O Tristate Voltage Applied (Banks 1, 4, 5)0.5 to 3.6V
Input or I/O Tristate Voltage Applied (Banks 2, 3, 6, 7)
Storage Temperature (Ambient)
Junction Temperature Under Bias (Tj)+125°C

#### Notes:

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 2. Compliance with the Lattice Thermal Management document is required.
- 3. All voltages referenced to GND.

4. Undershoot and overshoot of -2V to (VIHMAX +2) volts is permitted for a duration of <20ns.

### **Recommended Operating Conditions**

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub> <sup>5</sup>	Core Supply Voltage (Nominal 1.2V Operation)	0.95	1.26	V
V <sub>CCAUX</sub> <sup>6</sup>	Programmable I/O Auxiliary Supply Voltage	2.375	2.625	V
V <sub>CCIO</sub> <sup>1, 2, 5, 6</sup>	Programmable I/O Driver Supply Voltage (Banks 1, 4, 5)	1.14	3.45	V
V <sub>CCIO</sub> <sup>1, 2, 5, 6</sup>	Programmable I/O Driver Supply Voltage (Banks 2, 3, 6, 7)	1.14	2.625	V
V <sub>CC12</sub> <sup>4, 5</sup>	Internal 1.2V Power Supply Voltage for Configuration Logic and FPGA PLL, SERDES PLL Power Supply Voltage and SERDES Analog Supply Voltage	1.14	1.26	V
V <sub>DDIB</sub>	SERDES Input Buffer Supply Voltage	1.14	1.575	V
V <sub>DDOB</sub>	SERDES Output Buffer Supply Voltage	1.14	1.575	V
V <sub>DDAX25</sub>	SERDES Termination Auxiliary Supply Voltage	2.375	2.625	V
V <sub>CCJ</sub> <sup>1, 5</sup>	Supply Voltage for IEEE 1149.1 Test Access Port	1.71	3.45	V
V <sub>TT</sub> <sup>2, 3</sup>	Programmable I/O Termination Power Supply	0.5	V <sub>CCAUX</sub> - 0.5	V
t <sub>JCOM</sub>	Junction Temperature, Commercial Operation	0	+85	С
t <sub>JIND</sub>	Junction Temperature, Industrial Operation	-40	105	С

1. If  $V_{CCIO}$  or  $V_{CCJ}$  is set to 2.5V, they must be connected to the same power supply as  $V_{CCAUX}$ .

2. See recommended voltages by I/O standard in subsequent table.

<sup>3.</sup> When V<sub>TT</sub> termination is not required, or used to provide the common mode termination voltage (V<sub>CMT</sub>), these pins can be left unconnected on the device.

<sup>4.</sup> V<sub>CC12</sub> cannot be lower than V<sub>CC</sub> at any time. For 1.2V operation, it is recommended that the V<sub>CC</sub> and V<sub>CC12</sub> supplies be tied together with proper noise decoupling between the digital VCC and analog VCC12 supplies.

<sup>5.</sup>  $V_{CC,} V_{CCIO}$  (all banks),  $V_{CC12}$  and  $V_{CCJ}$  must reach their minimum values before configuration will proceed. 6. If  $V_{CCIO}$  for a bank is nominally 1.2V/1.5V/1.8V, then  $V_{CCAUX}$  must always be higher than  $V_{CCIO}$  during power up.

<sup>© 2011</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

## **Differential HSTL and SSTL**

Differential HSTL and SSTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output classes (class I and class II) are supported in this mode.

#### MLVDS

The LatticeSC devices support the MLVDS standard. This industry standard is emulated using controlled impedance complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. MLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-1 is one possible solution for bi-directional multi-point differential signals.





Table 3-1	MLVDS	DC Conditions <sup>1</sup>

		Nominal		
Symbol	Description	Zo = 50	Zo = 70	Units
Z <sub>OUT</sub>	Output impedance	50	50	ohm
R <sub>TLEFT</sub>	Left end termination	50	70	ohm
R <sub>TRIGHT</sub>	Right end termination	50	70	ohm
V <sub>OH</sub>	Output high voltage	1.50	1.575	V
V <sub>OL</sub>	Output low voltage	1.00	0.925	V
V <sub>OD</sub>	Output differential voltage	0.50	0.65	V
V <sub>CM</sub>	Output common mode voltage	1.25	1.25	V
I <sub>DC</sub>	DC output current	20.0	18.5	mA

1. For input buffer, see LVDS table.

### BLVDS

The LatticeSC devices support BLVDS standard. This standard is emulated using controlled impedance complementary LVCMOS outputs in conjunction with a parallel external resistor across the driver outputs. BLVDS is intended for use when multi-drop and bi-directional multi-point differential signaling is required. The scheme shown in Figure 3-2 is one possible solution for bi-directional multi-point differential signals.

Figure 3-2. BLVDS Multi-point Output Example



#### Table 3-2. BLVDS DC Conditions<sup>1</sup>

#### **Over Recommended Operating Conditions**

		Nominal		
Symbol	Description	Zo = 45	Zo = 90	Units
Z <sub>OUT</sub>	Output impedance	100	100	ohm
R <sub>TLEFT</sub>	Left end termination	45	90	ohm
R <sub>TRIGHT</sub>	Right end termination	45	90	ohm
V <sub>OH</sub>	Output high voltage	1.375	1.48	V
V <sub>OL</sub>	Output low voltage	1.125	1.02	V
V <sub>OD</sub>	Output differential voltage	0.25	0.46	V
V <sub>CM</sub>	Output common mode voltage	1.25	1.25	V
I <sub>DC</sub>	DC output current	11.2	10.2	mA

1. For input buffer, see LVDS table.



# LatticeSC/M Family Data Sheet Pinout Information

January 2008

Data Sheet DS1004

## **Signal Descriptions**

Signal Name	I/O	Description
General Purpose		•
	I/O	[Edge] indicates the edge of the device on which the pad is located. Valid edge designations are L (Left), B (Bottom), R (Right), T (Top).
		[Row/Column Number] indicates the PIC row or the column of the device on which the PIC exists. When Edge is T (Top) or (Bottom), only need to specify Row Number. When Edge is L (Left) or R (Right), only need to specify Column Number.
P[Edge] [Row/Column Number*]_[A/B/C/D]		[A/B/C/D] indicates the PIO within the PIC to which the pad is connected.
		Some of these user programmable pins are shared with special func- tion pins. These pin when not used as special purpose pins can be programmed as I/Os for user logic.
		During configuration the user-programmable I/Os are tri-stated with an internal pull-up resistor enabled. If any pin is not used (or not bonded to a package pin), it is also tri-stated with an internal pull-up resistor enabled after configuration.
VREF1_x, VREF2_x	_	The reference supply pins for I/O bank x. Any I/O pin in a bank can be assigned as a reference supply pin, but software defaults use designated pin.
NC	_	No connect. NC pins should not be connected to any active signals, VCC or GND.
Non-SERDES Power Supplies		•
VCCIOx	_	VCCIO - The power supply pins for I/O bank x. Dedicated pins.
VCC12 <sup>1</sup>	_	1.2V supply for configuration logic, PLLs and SERDES Rx, Tx and PLL. All VCC12 pins must be connected. As VCC12 supplies power for analog circuitry, VCC12 should be quiet and isolated from noisy digital board supplies.
VTT_x	_	Termination voltage for bank x. When VTT termination is not required, or used to provide the common mode termination voltage (VCMT), these pins can be left unconnected on the device. VCMT function is not used in the bank. If the internal or external VCMT function for differential input termination is used, the VTT pins should be unconnected and allowed to float.
GND	_	GND - Ground. Dedicated pins. All grounds must be electrically connected at the board level.
VCC	_	VCC - The power supply pins for core logic. Dedicated pins (1.2V/ 1.0V).
VCCAUX	_	VCCAUX - Auxiliary power supply pin - powers all differential and referenced input buffers. Dedicated pins (2.5V).
VCCJ		VCCJ - The power supply pin for JTAG Test Access Port.
PROBE_VCC	—	VCC signal - Connected to internal VCC node. Can be used for feed- back to control an external board power converter. Can be uncon- nected if not used.

<sup>© 2008</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

## Signal Descriptions (Cont.)

Signal Name	I/O	Description
MPI_STRBN	I	Driven active low indicates the start of a transaction on the PowerPC bus. MPI will strobe the address bus at next rising edge of clock.
MPI_ADDR[31:14]	I	Address bus driven by a PowerPC bus master. Only 18-bit width is needed. It has to be the least significant bit of the PowerPC 32-bit address A[31:14].
MPI_DAT[n:0]	I/O	Selectable data bus width from 8, and 16-bit. Driven by a bus master in a write transaction. Driven by MPI in a read transaction.
MPI_PAR[m:0]	I/O	Selectable parity bus width from 1, 2, and 3-bit. MPI_DP[0] for MPI_D[7:0], MPI_DP[1] for MPI_D[15:8] and MPI_DP[2] for MPI_D[23:16].
MPI_TA	0	Transfer acknowledge. Driven active low indicates that MPI received the data on the write cycle or returned data on the read cycle.
MPI_TEA	0	Transfer Error Acknowledge. Driven active low indicates that MPI detects a bus error on the internal system bus for current transaction.
MPI_RETRY	0	Active low MPI Retry requests the MPC860 to relinquish the bus and retry the cycle.
Multi-chip Alignment (User I/O if not used	d.)	
MCA_DONE_OUT	0	Multi-chip alignment done output (to second MCA chip)
MCA_DONE_IN	I	Multi-chip alignment done input (from second MCA chip)
MCA_CLK_P[1:2]_OUT	0	Multi-chip alignment clock [1:2] output (sourced by MCA master chip)
MCA_CLK_P[1:2]_IN	I	Multi-chip alignment clock [1:2] input (from MCA master chip
ТЕМР	_	Temperature sensing diode pin. Dedicated pin. Accuracy is typically +/- 10°C.
Miscellaneous Dedicated Pins		
XRES	_	External reference resistor between this pin and ground. The reference resistor is used to calibrate the programmable terminating resistors used in the I/Os. Dedicated pin. Value: $1K \pm 1\%$ ohm.
DIFFRx	_	Only used if a differential driver is used in a bank. This DIFFRx must be connected to ground via an external $1K \pm 1\%$ ohm resistor for all banks that have a differential driver.
SERDES Block (Dedicated Pins)		·
[A:D]_HDINPx_[L/R]	I	High-speed input (positive) channel x on left [L] or right [R] side of device. PCS quad is defined in the dual function name column of the Logic Signal Connection table.
[A:D]_HDINNx_[L/R]	I	High-speed input (negative) channel x on left [L] or right [R] side of device. PCS quad is defined in the dual function name column of the Logic Signal Connection table.
[A:D]_HDOUTPx_[L/R]	0	High-speed output (positive) channel x on left [L] or right [R] side of device. PCS quad is defined in the dual function name column of the Logic Signal Connection table.
[A:D]_HDOUTNx_[L/R]	0	High-speed output (negative) channel x on left [L] or right [R] side of device. PCS quad is defined in the dual function name column of the Logic Signal Connection table.
[A:D]_REFCLKP_[L/R]	I	Ref clock input (positive), aux channel on left [L] or right [R] side of device.
[A:D]_REFCLKN_[L/R]	I	Ref clock input (negative), aux channel on left [L] or right [R] side of device.

## **Signal Descriptions (Cont.)**

Signal Name	I/O	Description
RESP_[ULC/URC]	_	Calibration resistor to be placed between this pin and either ground or RESPN_[ULC/URC]. RESPN_[ULC/URC] is available on select packages. If available, connection of calibration resistor between RESP_[ULC/URC] and RESPN_[ULC/URC] takes precedence over connection of calibration resistor between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm.
RESPN_[ULC/URC]	_	Available on selected packages. If available, calibration resistor should be placed between RESP_[ULC/URC] and RESPN_[ULC/URC] instead of between RESP_[ULC/URC] and ground. Note: only one per side of the device. Value: 4.02K ohm +/- 1% ohm.
[A:D]_VDDIBx_[L/R]	_	Input buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device.
[A:D]_VDDOBx_[L/R]		Output buffer power supply for channel x (1.2V/1.5V) on left [L] or right [R] side of device.
[A:D]_VDDAX25_[L/R]	_	Auxiliary power for input and output termination (2.5V) on left [L] or right [R] side of device.

1. The ispLEVER software tools may specify VDDRX, VDDTX, VDDP and VCCL pins. These pins should be considered VCC12 pins. Note: Signals listed as Signal A / Signal B define the same physical pin that is used for different functions based on configuration mode.

## LFSC/M15 Logic Signal Connections: 256 fpBGA<sup>1,2</sup> (Cont.)

	LFSC/M15			
Ball Number	Ball Function	VCCIO Bank	Dual Function	
J9	VCC	-		
K8	VCC	-		
F6	VCC12	-		
F11	VCC12	-		
L11	VCC12	-		
L6	VCC12	-		
K7	VCC12	-		
K10	VCC12	-		
F10	VCCAUX	-		
F7	VCCAUX	-		
T1	GND	-		
G11	VCCAUX	-		
K11	VCCAUX	-		
L10	VCCAUX	-		
L9	VCCAUX	-		
L7	VCCAUX	-		
L8	VCCAUX	-		
T16	GND	-		
G6	VCCAUX	-		
K6	VCCAUX	-		
B13	VCCIO1	-		
D11	VCCIO1	-		
D14	VCCIO1	-		
F12	VCCIO2	-		
G15	VCCIO2	-		
K14	VCCIO3	-		
N15	VCCIO3	-		
M11	VCCIO4	-		
P13	VCCIO4	-		
R10	VCCIO4	-		
N6	VCCIO5	-		
P7	VCCIO5	-		
R4	VCCIO5	-		
K2	VCCIO6	-		
N3	VCCIO6	-		
F4	VCCIO7	-		
G3	VCCIO7	-		
D4	VCC12	-		
D7	VCC12	-		
D5	VCC12	-		
D6	VCC12	-		

1. Differential pair grouping within a PIC is A (True) and B (Complement) and C (True) and D (Complement).

2. The LatticeSC/M15 in a 256-pin package does not support an MPI interface.

# LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1, 2</sup>

	LFSC/M15			LFSC/M25		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
F7	A_VDDAX25_L	-		A_VDDAX25_L	-	
B1	A_REFCLKP_L	-		A_REFCLKP_L	-	
C1	A_REFCLKN_L	-		A_REFCLKN_L	-	
D5	VCC12	-		VCC12	-	
A2	RESP_ULC	-		RESP_ULC	-	
E5	VCC12	-		VCC12	-	
D4	VCC12	-		VCC12	-	
H5	RESETN	1		RESETN	1	
H6	TSALLN	1		TSALLN	1	
G6	DONE	1		DONE	1	
G5	INITN	1		INITN	1	
F5	MO	1		MO	1	
F6	M1	1		M1	1	
F4	M2	1		M2	1	
E4	M3	1		M3	1	
D3	PL15A	7	ULC_PLLT_IN_A/ULC_PLLT_FB_B	PL16A	7	ULC_PLLT_IN_A/ULC_PLLT_FB_B
D2	PL15B	7	ULC_PLLC_IN_A/ULC_PLLC_FB_B	PL16B	7	ULC_PLLC_IN_A/ULC_PLLC_FB_B
J6	PL15C	7		PL16C	7	
J5	PL15D	7		PL16D	7	
E3	PL17A	7	ULC_DLLT_IN_C/ULC_DLLT_FB_D	PL17A	7	ULC_DLLT_IN_C/ULC_DLLT_FB_D
E2	PL17B	7	ULC_DLLC_IN_C/ULC_DLLC_FB_D	PL17B	7	ULC_DLLC_IN_C/ULC_DLLC_FB_D
K4	PL17C	7	ULC_PLLT_IN_B/ULC_PLLT_FB_A	PL17C	7	ULC_PLLT_IN_B/ULC_PLLT_FB_A
J4	PL17D	7	ULC_PLLC_IN_B/ULC_PLLC_FB_A	PL17D	7	ULC_PLLC_IN_B/ULC_PLLC_FB_A
F3	PL18A	7	ULC_DLLT_IN_D/ULC_DLLT_FB_C	PL18A	7	ULC_DLLT_IN_D/ULC_DLLT_FB_C
G3	PL18B	7	ULC_DLLC_IN_D/ULC_DLLC_FB_C	PL18B	7	ULC_DLLC_IN_D/ULC_DLLC_FB_C
K5	PL18C	7		PL18C	7	
K6	PL18D	7	VREF2_7	PL18D	7	VREF2_7
F2	PL19A	7		PL22A	7	
F1	PL19B	7		PL22B	7	
E1	PL19C	7		PL22C	7	
D1	PL19D	7		PL22D	7	
K3	PL22A	7		PL25A	7	
L3	PL22B	7		PL25B	7	
L6	PL22C	7	VREF1_7	PL25C	7	VREF1_7
M6	PL22D	7	DIFFR_7	PL25D	7	DIFFR_7
J1	PL23A	7	PCLKT7_1	PL26A	7	PCLKT7_1
K1	PL23B	7	PCLKC7_1	PL26B	7	PCLKC7_1
L1	PL24A	7	PCLKT7_0	PL27A	7	PCLKT7_0
M1	PL24B	7	PCLKC7_0	PL27B	7	PCLKC7_0
P8	PL24C	7	PULK17_2	PL27C	7	PULK17_2
H8	PL24D	7	PCLKC7_2	PL27D	7	PCLKC7_2
N2	PL26A	6	PCLK16_0	PL29A	6	PCLK16_0
N1	PL26B	6	PCLKC6_0	PL29B	6	
R7	PL26C	6	PCLK16_1	PL29C	6	PCLK16_1
R6	PL26D	6	PCLKC6_1	PL29D	6	PCLKC6_1

# LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1, 2</sup> (Cont.)

	LFSC/M15		LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AJ27	GND	-		GND	-	
AF23	GND	-		GND	-	
AF22	GND	-		GND	-	
AE27	GND	-		GND	-	
AA27	GND	-		GND	-	
AB29	GND	-		GND	-	
Y26	GND	-		GND	-	
AC30	GND	-		GND	-	
Y29	GND	-		GND	-	
F30	GND	-		GND	-	
E27	GND	-		GND	-	
F27	GND	-		GND	-	
P25	GND	-		GND	-	
H29	GND	-		GND	-	
K29	GND	-		GND	-	
R24	GND	-		GND	-	
M28	GND	-		GND	-	
J27	GND	-		GND	-	
N26	GND	-		GND	-	
E20	GND	-		GND	-	
E21	GND	-		GND	-	
F21	GND	-		GND	-	
F23	GND	-		GND	-	
G23	GND	-		GND	-	
D21	GND	-		GND	-	
D20	GND	-		GND	-	
E18	GND	-		GND	-	
C20	GND	-		GND	-	
C11	GND	-		GND	-	
A12	GND	-		GND	-	
E11	GND	-		GND	-	
F8	GND	-		GND	-	
G8	GND	-		GND	-	
D11	GND	-		GND	-	
D10	GND	-		GND	-	
H7	GND	-		GND	-	
F10	GND	-		GND	-	
E10	GND	-		GND	-	
AC16	NC	-		NC	-	
J22	VCC	-		VCC	-	
J9	VCC	-		VCC	-	
B2	NC	-		NC	-	
C2	RESPN_ULC	-		RESPN_ULC	-	
C29	RESPN_URC	-		RESPN_URC	1 -	

# LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M40		LFSC/M80			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
G27	A_REFCLKP_L	-		A_REFCLKP_L	-	
H27	A_REFCLKN_L	-		A_REFCLKN_L	-	
H25	VCC12	-		VCC12	-	
H26	RESP_ULC	-		RESP_ULC	-	
B33	RESETN	1		RESETN	1	
C34	TSALLN	1		TSALLN	1	
D34	DONE	1		DONE	1	
C33	INITN	1		INITN	1	
J27	MO	1		MO	1	
K27	M1	1		M1	1	
M26	M2	1		M2	1	
L26	M3	1		M3	1	
F30	PL16A	7	ULC_PLLT_IN_A/ULC_PLLT_FB_B	PL16A	7	ULC_PLLT_IN_A/ULC_PLLT_FB_B
G30	PL16B	7	ULC_PLLC_IN_A/ULC_PLLC_FB_B	PL16B	7	ULC_PLLC_IN_A/ULC_PLLC_FB_B
H28	PL16C	7		PL16C	7	
J28	PL16D	7		PL16D	7	
F31	PL17A	7	ULC_DLLT_IN_C/ULC_DLLT_FB_D	PL17A	7	ULC_DLLT_IN_C/ULC_DLLT_FB_D
G31	PL17B	7	ULC_DLLC_IN_C/ULC_DLLC_FB_D	PL17B	7	ULC_DLLC_IN_C/ULC_DLLC_FB_D
N25	PL17C	7	ULC_PLLT_IN_B/ULC_PLLT_FB_A	PL17C	7	ULC_PLLT_IN_B/ULC_PLLT_FB_A
P25	PL17D	7	ULC_PLLC_IN_B/ULC_PLLC_FB_A	PL17D	7	ULC_PLLC_IN_B/ULC_PLLC_FB_A
D33	PL18A	7	ULC_DLLT_IN_D/ULC_DLLT_FB_C	PL18A	7	ULC_DLLT_IN_D/ULC_DLLT_FB_C
E33	PL18B	7	ULC_DLLC_IN_D/ULC_DLLC_FB_C	PL18B	7	ULC_DLLC_IN_D/ULC_DLLC_FB_C
H29	PL18C	7		PL18C	7	
J29	PL18D	7	VREF2_7	PL18D	7	VREF2_7
F32	PL21A	7		PL20A	7	
G32	PL21B	7		PL20B	7	
P26	PL21C	7		PL20C	7	
N26	PL21D	7		PL20D	7	
H30	PL22A	7		PL21A	7	
J30	PL22B	7		PL21B	7	
L28	PL22C	7		PL21C	7	
M28	PL22D	7		PL21D	7	
J31	PL23A	7		PL29A	7	
K31	PL23B	7		PL29B	7	
L27	PL23C	7	VREF1_7	PL29C	7	VREF1_7
M27	PL23D	7	DIFFR_7	PL29D	7	DIFFR_7
J32	PL25A	7		PL31A	7	
K32	PL25B	7		PL31B	7	
L29	PL25C	7		PL31C	7	
M29	PL25D	7		PL31D	7	
H33	PL26A	7		PL33A	7	
J33	PL26B	7		PL33B	7	
N27	PL26C	7		PL33C	7	
P27	PL26D	7		PL33D	7	
K33	PL27A	7		PL35A	7	

## LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)

			LFSC/M40	LFSC/M80		LFSC/M80
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
F15	PT55A	1	D5/MPI_DATA5	PT74A	1	D5/MPI_DATA5
K14	PT54D	1	D4/MPI_DATA4	PT73D	1	D4/MPI_DATA4
K13	PT54C	1	D3/MPI_DATA3	PT73C	1	D3/MPI_DATA3
B15	PT53B	1	D2/MPI_DATA2	PT73B	1	D2/MPI_DATA2
A15	PT53A	1	D1/MPI_DATA1	PT73A	1	D1/MPI_DATA1
J14	PT51D	1	D16/PCLKC1_3/MPI_DATA16	PT71D	1	D16/PCLKC1_3/MPI_DATA16
H14	PT51C	1	D17/PCLKT1_3/MPI_DATA17	PT71C	1	D17/PCLKT1_3/MPI_DATA17
A16	PT51B	1	D0/MPI_DATA0	PT71B	1	D0/MPI_DATA0
B16	PT51A	1	QOUT/CEON	PT71A	1	QOUT/CEON
J13	PT50D	1	VREF2_1	PT70D	1	VREF2_1
H13	PT50C	1	D18/MPI_DATA18	PT70C	1	D18/MPI_DATA18
D15	PT50B	1	DOUT	PT70B	1	DOUT
E15	PT50A	1	MCA_DONE_IN	PT70A	1	MCA_DONE_IN
J16	PT49D	1	D19/PCLKC1_2/MPI_DATA19	PT69D	1	D19/PCLKC1_2/MPI_DATA19
J17	PT49C	1	D20/PCLKT1_2/MPI_DATA20	PT69C	1	D20/PCLKT1_2/MPI_DATA20
D16	PT49B	1	MCA_CLK_P1_OUT	PT69B	1	MCA_CLK_P1_OUT
E16	PT49A	1	MCA_CLK_P1_IN	PT69A	1	MCA_CLK_P1_IN
H15	PI47D	1	D21/PCLKC1_1/MPI_DATA22	PI67D	1	D21/PCLKC1_1/MPI_DATA21
H16	PT47C	1	D22/PCLKT1_1/MPI_DATA22	PI6/C	1	D22/PCLKT1_1/MPI_DATA22
C15	P147B	1	MCA_CLK_P2_OUT	PI67B	1	MCA_CLK_P2_OUT
C16	PI4/A	1	MCA_CLK_P2_IN	PI67A	1	MCA_CLK_P2_IN
L1/	PT46D	1	MCA_DONE_OUT	PT66D	1	MCA_DONE_OUT
K17	PT46C	1	BUSYN/RULK/SUK	PT66C	1	
E17	P146B	1	DP0/MPI_PAR0	PI66B	1	
F17	P146A	1		P166A	1	
	P145D	1		PT65D	1	
	PT45C	1		PT65C	1	
A17		1		PTOSE	1	
G19		1		PT62D	1	
	PT43D	1		PT63D	1	
E19	PT430	1		PT62P	1	
E18	PT436	1		PT63A	1	
.118	PT42D	1		PT61D	1	
.119	PT42C	1		PT61C	1	
C20	PT428	1	A3/MPL ADDB17	PT61B	1	A3/MPL ADDB17
C19	PT42A	1		PT61A	1	
K18	PT41D	1	D25/PCLKC1_5/MPL_DATA25	PT60D	1	D25/PCLKC1_5/MPL_DATA25
L18	PT41C	1	D26/PCLKT1 5/MPI DATA26	PT60C	1	D26/PCLKT1 5/MPI DATA26
D19	PT41B	1	A5/MPI ADDR19	PT60B	1	A5/MPL ADDR19
E19	PT41A	1	A6/MPI ADDR20	PT60A	1	A6/MPI ADDR20
H19	PT39D	1	D27/MPI DATA27	PT59D	1	D27/MPI DATA27
H20	PT39C	1	VREF1 1	PT59C	1	VREF1 1
A18	PT39B	1	A7/MPI ADDR21	PT59B	1	A7/MPI ADDR21
B18	PT39A	1	A8/MPI_ADDR22	PT59A	1	A8/MPI_ADDR22
					-	

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
W30	PL69B	6					
W27	PL69C	6	VREF1_6				
Y27	PL69D	6					
T33	PL70A	6					
U33	PL70B	6					
V25	PL70C	6					
W25	PL70D	6					
U34	PL71A	6					
V34	PL71B	6					
V26	PL71C	6					
W26	PL71D	6					
V33	PL74A	6					
W33	PL74B	6					
V24	PL74C	6					
W24	PL74D	6					
W31	PL77A	6					
Y31	PL77B	6					
Y29	PL77C	6					
AA29	PL77D	6					
Y33	PL79A	6					
AA33	PL79B	6					
Y28	PL79C	6					
AA28	PL79D	6					
AB32	PL90A	6					
AC32	PL90B	6					
AA26	PL90C	6					
AA27	PL90D	6	DIFFR_6				
AB31	PL91A	6					
AC31	PL91B	6					
Y24	PL91C	6					
AA24	PL91D	6					
AE34	PL92A	6					
AF34	PL92B	6					
AB30	PL92C	6					
AC30	PL92D	6					
AD33	PL94A	6					
AE33	PL94B	6					
AD30	PL94C	6					
AE30	PL94D	6					
AE32	PL96A	6					
AF32	PL96B	6					
AA25	PL96C	6					
AB25	PL96D	6					

	LFSC/M115					
Ball Number	Ball Function	VCCIO Bank	Dual Function			
AJ34	PL98A	6				
AK34	PL98B	6				
AB27	PL98C	6				
AC27	PL98D	6				
AF33	PL99A	6				
AG33	PL99B	6				
AC29	PL99C	6				
AD29	PL99D	6				
AE31	PL103A	6				
AF31	PL103B	6				
AF30	PL103C	6				
AF29	PL103D	6				
AH33	PL104A	6				
AJ33	PL104B	6				
AC28	PL104C	6				
AD28	PL104D	6				
AH32	PL107A	6				
AJ32	PL107B	6				
AD27	PL107C	6				
AE27	PL107D	6	VREF2_6			
AG34	PL109A	6				
AH34	PL109B	6				
AC26	PL109C	6				
AB26	PL109D	6				
AK33	PL112A	6				
AL33	PL112B	6				
AG30	PL112C	6				
AH30	PL112D	6				
AL34	PL115A	6				
AM34	PL115B	6				
AJ30	PL115C	6	LLC_DLLT_IN_E/LLC_DLLT_FB_F			
AK30	PL115D	6	LLC_DLLC_IN_E/LLC_DLLC_FB_F			
AJ31	PL116A	6				
AH31	PL116B	6				
AD26	PL116C	6				
AD25	PL116D	6				
AL32	PL117A	6	LLC_DLLT_IN_F/LLC_DLLT_FB_E			
AL31	PL117B	6	LLC_DLLC_IN_F/LLC_DLLC_FB_E			
AG29	PL117C	6	LLC_PLLT_IN_B/LLC_PLLT_FB_A			
AG28	PL117D	6	LLC_PLLC_IN_B/LLC_PLLC_FB_A			
AF28	XRES	-				
AF27	TEMP	6				
AM33	PB3A	5	LLC_PLLT_IN_A/LLC_PLLT_FB_B			

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	Dual Function				
F6	A_VDDOB0_R	-					
B4	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N				
F7	A_VDDOB1_R	-					
B5	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N				
E6	VCC12	-					
A5	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P				
B6	A_HDINN1_R	-	PCS 3E0 CH 1 IN N				
A6	A_HDINP1_R	-	PCS 3E0 CH 1 IN P				
C6	VCC12	-					
D4	A_VDDIB1_R	-					
C7	VCC12	-					
D5	A_VDDIB2_R	-					
A7	A_HDINP2_R	-	PCS 3E0 CH 2 IN P				
B7	A_HDINN2_R	-	PCS 3E0 CH 2 IN N				
E7	VCC12	-					
A8	A_HDOUTP2_R	-	PCS 3E0 CH 2 OUT P				
F8	A_VDDOB2_R	-					
B8	A_HDOUTN2_R	-	PCS 3E0 CH 2 OUT N				
F9	A_VDDOB3_R	-					
B9	A_HDOUTN3_R	-	PCS 3E0 CH 3 OUT N				
E8	VCC12	-					
A9	A_HDOUTP3_R	-	PCS 3E0 CH 3 OUT P				
B10	A_HDINN3_R	-	PCS 3E0 CH 3 IN N				
A10	A_HDINP3_R	-	PCS 3E0 CH 3 IN P				
C10	VCC12	-					
D6	A_VDDIB3_R	-					
G10	VCC12	-					
D7	B_VDDIB0_R	-					
E10	B_HDINP0_R	-	PCS 3E1 CH 0 IN P				
F10	B_HDINN0_R	-	PCS 3E1 CH 0 IN N				
K10	VCC12	-					
A11	B_HDOUTP0_R	-	PCS 3E1 CH 0 OUT P				
D10	B_VDDOB0_R	-					
B11	B_HDOUTN0_R	-	PCS 3E1 CH 0 OUT N				
D11	B_VDDOB1_R	-					
B12	B_HDOUTN1_R	-	PCS 3E1 CH 1 OUT N				
L10	VCC12	-					
A12	B_HDOUTP1_R	-	PCS 3E1 CH 1 OUT P				
F11	B_HDINN1_R	-	PCS 3E1 CH 1 IN N				
E11	B_HDINP1_R	-	PCS 3E1 CH 1 IN P				
G11	VCC12	-					
D8	B_VDDIB1_R	-					
G12	VCC12	-					

	LFSC/M115					
Ball Number	Ball Function	VCCIO Bank	Dual Function			
J17	PT81C	1	D20/PCLKT1_2/MPI_DATA20			
D16	PT81B	1	MCA_CLK_P1_OUT			
E16	PT81A	1	MCA_CLK_P1_IN			
H15	PT78D	1	D21/PCLKC1_1/MPI_DATA21			
H16	PT78C	1	D22/PCLKT1_1/MPI_DATA22			
C15	PT78B	1	MCA_CLK_P2_OUT			
C16	PT78A	1	MCA_CLK_P2_IN			
L17	PT75D	1	MCA_DONE_OUT			
K17	PT75C	1	BUSYN/RCLK/SCK			
E17	PT75B	1	DP0/MPI_PAR0			
F17	PT75A	1	MPI_TA			
G17	PT73D	1	D23/MPI_DATA23			
H17	PT73C	1	DP2/MPI_PAR2			
A17	PT73B	1	PCLKC1_0			
B17	PT73A	1	PCLKT1_0/MPI_CLK			
G18	PT71D	1	DP3/PCLKC1_4/MPI_PAR3			
H18	PT71C	1	D24/PCLKT1_4/MPI_DATA24			
E18	PT71B	1	MPI_RETRY			
F18	PT71A	1	A0/MPI_ADDR14			
J18	PT69D	1	A1/MPI_ADDR15			
J19	PT69C	1	A2/MPI_ADDR16			
C20	PT69B	1	A3/MPI_ADDR17			
C19	PT69A	1	A4/MPI_ADDR18			
K18	PT66D	1	D25/PCLKC1_5/MPI_DATA25			
L18	PT66C	1	D26/PCLKT1_5/MPI_DATA26			
D19	PT66B	1	A5/MPI_ADDR19			
E19	PT66A	1	A6/MPI_ADDR20			
H19	PT63D	1	D27/MPI_DATA27			
H20	PT63C	1	VREF1_1			
A18	PT63B	1	A7/MPI_ADDR21			
B18	PT63A	1	A8/MPI_ADDR22			
H21	PT61D	1	D28/PCLKC1_6/MPI_DATA28			
J21	PT61C	1	D29/PCLKT1_6/MPI_DATA29			
A19	PT61B	1	A9/MPI_ADDR23			
B19	PT61A	1	A10/MPI_ADDR24			
H22	PT58D	1	D30/PCLKC1_7/MPI_DATA30			
J22	PT58C	1	D31/PCLKT1_7/MPI_DATA31			
F20	PT58B	1	A11/MPI_ADDR25			
G20	PT58A	1	A12/MPI_ADDR26			
K21	PT57D	1	D11/MPI_DATA11			
K22	PT57C	1	D12/MPI_DATA12			
A20	PT57B	1	A13/MPI_ADDR27			
B20	PT57A	1	A14/MPI_ADDR28			

	LFSC/M115					
Ball Number	Ball Function	VCCIO Bank	Dual Function			
L5	PR38B	2				
K5	PR38A	2				
G2	PR34B	2				
F2	PR34A	2				
F1	PR30B	2				
E1	PR30A	2				
A2	GND	-				
A33	GND	-				
AA15	GND	-				
AA20	GND	-				
AA32	GND	-				
AA4	GND	-				
AB28	GND	-				
AB6	GND	-				
AC11	GND	-				
AC18	GND	-				
AC25	GND	-				
AD23	GND	-				
AD3	GND	-				
AD31	GND	-				
AE12	GND	-				
AE15	GND	-				
AE29	GND	-				
AE7	GND	-				
AE9	GND	-				
AF20	GND	-				
AF26	GND	-				
AG32	GND	-				
AG4	GND	-				
AH13	GND	-				
AH19	GND	-				
AH25	GND	-				
AH7	GND	-				
AJ10	GND	-				
AJ16	GND	-				
AJ22	GND	-				
AJ28	GND	-				
AK3	GND	-				
AK31	GND	-				
AL11	GND	-				
AL17	GND	-				
AL21	GND	-				
AL27	GND	-				

# LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)

	LFSC/M80		LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AF40	PL76A	6		PL90A	6	
AG40	PL76B	6		PL90B	6	
AG36	PL76C	6		PL90C	6	
AH36	PL76D	6	DIFFR_6	PL90D	6	DIFFR_6
AF39	PL77A	6		PL91A	6	
AG39	PL77B	6		PL91B	6	
AF29	PL77C	6		PL91C	6	
AG29	PL77D	6		PL91D	6	
AH42	PL78A	6		PL92A	6	
AG42	PL78B	6		PL92B	6	
AG35	PL78C	6		PL92C	6	
AH35	PL78D	6		PL92D	6	
AG41	PL80A	6		PL94A	6	
AH41	PL80B	6		PL94B	6	
AG34	PL80C	6		PL94C	6	
AH34	PL80D	6		PL94D	6	
AJ42	PL81A	6		PL96A	6	
AK42	PL81B	6		PL96B	6	
AG33	PL81C	6		PL96C	6	
AH33	PL81D	6		PL96D	6	
AJ41	PL82A	6		PL98A	6	
AK41	PL82B	6		PL98B	6	
AJ37	PL82C	6		PL98C	6	
AK37	PL82D	6		PL98D	6	
AJ40	PL84A	6		PL99A	6	
AK40	PL84B	6		PL99B	6	
AJ34	PL84C	6		PL99C	6	
AK34	PL84D	6		PL99D	6	
AJ38	PL85A	6		PL103A	6	
AK38	PL85B	6		PL103B	6	
AH32	PL85C	6		PL103C	6	
AJ32	PL85D	6		PL103D	6	
AL42	PL86A	6		PL104A	6	
AM42	PL86B	6		PL104B	6	
AK36	PL86C	6		PL104C	6	
AL36	PL86D	6		PL104D	6	
AL38	PL89A	6		PL107A	6	
AM38	PL89B	6		PL107B	6	
AJ33	PL89C	6		PL107C	6	
AK33	PL89D	6	VREF2_6	PL107D	6	VREF2_6
AN42	PL90A	6		PL109A	6	
AP42	PL90B	6		PL109B	6	
AH31	PL90C	6		PL109C	6	
AJ31	PL90D	6		PL109D	6	
AN41	PL91A	6		PL112A	6	