

Welcome to **E-XFL.COM** 

## Understanding <u>Embedded - FPGAs (Field Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Obsolete
Number of LABs/CLBs	10000
Number of Logic Elements/Cells	40000
Total RAM Bits	4075520
Number of I/O	562
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	1020-BBGA, FCBGA
Supplier Device Package	1020-OFCBGA (33x33)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/lfscm3ga40ep1-6ffn1020c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

DLLs and dynamic glitch free clock MUXs which are required in today's high end system designs. High-speed, high-bandwidth I/O make this family ideal for high-throughput systems.

The ispLEVER® design tool from Lattice allows large complex designs to be efficiently implemented using the LatticeSC family of FPGA devices. Synthesis library support for LatticeSC is available for popular logic synthesis tools. The ispLEVER tool uses the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the LatticeSC device. The ispLEVER tool extracts the timing from the routing and backannotates it into the design for timing verification.

Lattice provides many pre-designed IP (Intellectual Property) ispLeverCORE™ modules for the LatticeSC family. By using these IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.

Innovative high-performance FPGA architecture, high-speed SERDES with PCS support, sysMEM embedded memory and high performance I/O are combined in the LatticeSC to provide excellent performance for today's leading edge systems designs. Table 1-3 details the performance of several common functions implemented within the LatticeSC.

Table 1-3. Speed Performance for Typical Functions<sup>1</sup>

Functions	Performance (MHz) <sup>2</sup>			
32-bit Address Decoder	539			
64-bit Address Decoder	517			
32:1 Multiplexer	779			
64-bit Adder (ripple)	353			
32x8 Distributed Single Port (SP) RAM	768			
64-bit Counter (up or down counter, non-loadable)	369			
True Dual-Port 1024x18 bits	372			
FIFO Port A: x36 bits, B: x9 bits	375			

For additional information, see Typical Building BLock Function Performance table in this data sheet.

<sup>2.</sup> Advance information (-7 speed grade).


There is a Digital Control (DCNTL) bus available from the DLL block. This Digital Control bus is available to the delay lines in the PIC blocks in the adjacent banks. The UDDCNTL signal allows the user to latch the current value on the digital control bus.

Figure 2-12 shows the DLL block diagram of the DLL inputs and outputs. The output of the phase frequency detector controls an arithmetic logic unit (ALU) to add or subtract one delay tap. The digital output of this ALU is used to control the delay value of the delay chain and this digital code is transmitted via the DCNTL bus.

The sysCLOCK DLL can be configured at power-up, then, if desired, reconfigured dynamically through the Serial Memory Interface bus which interfaces with the on-chip Microprocessor Interface (MPI) bus. In addition, users can drive the SMI interface from routing if desired.

The user can configure the DLL for many common functions such as clock injection match and single delay cell. Lattice provides primitives in its design for time reference delay (DDR memory) and clock injection delay removal.

Figure 2-12. DLL Diagram



### **PLL/DLL Cascading**


The LatticeSC devices have been designed to allow certain combinations of PLL and DLL cascading. The allowable combinations are as follows:

- PLL to PLL
- PLL to DLL
- DLL to DLL
- DLL to PLL

DLLs are used to shift the clock in relation to the data for source synchronous inputs. PLLs are used for frequency synthesis and clock generation for source synchronous interfaces. Cascading PLL and DLL blocks allows applications to utilize the unique benefits of both DLL and PLLs.

When cascading the DLL to the PLL, the DLL can be used to drive the PLL to create fine phase shifts of an input clock signal. Figure 2-13 shows a shift of all outputs for CLKOP and CLKOS out in time.

Figure 2-17. PIC Diagram




\*AIL only on A or C pads located on the left, right and bottom of the device.

The A/B PIOs on the left and the right of the device can be paired to form a differentiated driver. The A/B and C/D PIOs on all sides of the device can be paired to form differential receivers. Either A or C PIOs on all sides except the one on top also provide a connection to an adaptive input logic capability that facilitates the implementation of

#### Adaptive Input Logic (AIL) Overview

The Adaptive Input Logic (AIL) provides the ability of the input logic to dynamically find a solution by monitoring multiple samples of the input data. The input data signal from the input buffer is run through a delay chain. Data, transitions, jitter, noise are all contained inside of the delay chain. The AIL will then search the delay chain for a clean sampling point for data. Once found the AIL will monitor and walk with the data dynamically. This novel approach of using a delay chain to create multiple copies of the data provides a lower power solution than oversampling data with a higher speed clock. Figure 2-19 provides a high level view of the AIL methodology.

Figure 2-19. LatticeSC AIL Delay of Input Data Waveform



The AIL slides the acquisition window through the delay chain searching for stable data based solely on data transitions. A specific training pattern is not required to perform this bit alignment, simply data transitions. The size of the acquisition window is user-selectable allowing the AIL to operate over the full range of the PURESPEED I/O range. Based on dynamic user control the AIL can either continuously adjust the window location based on data edge detection or it can be locked to a specific delay.

The AIL operates on single data and double data rate interfaces and is available on most FPGA input pins on the LatticeSC device and all buffer types. The AIL block is low power using only 0.003 mW/MHz typical (6 mW @ 2 Gbps) for PRBS 2<sup>7</sup> data. Multiple AIL inputs can be used to create a bus with a FPGA circuit to realign the bus to a common clock cycle. The FPGA circuit to realign the bus is required and is provided by Lattice as a reference design.

For more information on the LatticeSC AIL please refer to TN1158 <u>LatticeSC PURESPEED I/O Adaptive Input Logic User's Guide</u>.

#### Input DDR/Shift Block

The DDR/Shift block contains registers and associated logic that support DDR and shift register functions using the high-speed clock and the associated transfer to the low-speed clock domain. It functions as a gearbox allowing high-speed incoming data to be passed into the FPGA fabric. Each PIO supports DDR and x2 shift functions. If desired PIOs A and B or C and D can be combined to form x4 shift functions. The PIOs A and C on the left, right and bottom of the device also contain an optional Adaptive Input Logic (AIL) element. This logic automatically aligns incoming data with the clock allowing for easy design of high-speed interfaces. Figure 2-21 shows a simplified block diagram of the shift register block. The shift block in conjunction with the update and clock divider blocks automatically handles the hand off between the low-speed and high-speed clock domains.

Table 2-9. Supported Input Standards

Input Standard	V <sub>REF</sub> (Nom.)	V <sub>CCIO</sub> ¹ (Nom.)	On-chip Termination
Single Ended Interfaces	•		
LVTTL33 <sup>3</sup>	_	3.3	None
LVCMOS 33, 25, 18, 15, 12 <sup>3</sup>	_	3.3/2.5/1.8/1.5/1.2	None
PCI33, PCIX33, AGP1X33 <sup>3</sup>	_	3.3	None
PCIX15	0.75	1.5 <sup>2</sup>	None / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
AGP2X33	1.32	_	None
HSTL18_I, II	0.9	1.8 <sup>2</sup>	None / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
HSTL18_III, IV	1.08	1.8 <sup>2</sup>	None / V <sub>CCIO</sub> : 50
HSTL15_I, II	0.75	1.5 <sup>2</sup>	None / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
HSTL15_III, IV	0.9	1.5 <sup>2</sup>	None / V <sub>CCIO</sub> : 50
SSTL33_I, II	1.5	3.3	None
SSTL25_I, II	1.25	2.5 <sup>2</sup>	None / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
SSTL18_I, II	0.9	1.8 <sup>2</sup>	None / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
GTL+, GTL	1.0 / 0.8	1.5 / 1.2 <sup>2</sup>	None / V <sub>CCIO</sub> : 50
Differential Interfaces			
SSTL18D_I, II	_	1.8 <sup>2</sup>	None / Diff: 120, 150, 220, 420/ Diff to V <sub>CMT</sub> : 120, 150, 220, 420 / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
SSTL25D_I, II	_	2.5 <sup>2</sup>	None / Diff: 120, 150, 220, 420/ Diff to V <sub>CMT</sub> : 120, 150, 220, 420 / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
SSTL33D_I, II	_	3.3	None
HSTL15D_I, II	_	1.5²	None / Diff: 120, 150, 220, 420/ Diff to V <sub>CMT</sub> : 120, 150, 220, 420 / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
HSTL18D_I, II	_	1.8 <sup>2</sup>	None / Diff: 120, 150, 220, 420/ Diff to V <sub>CMT</sub> : 120, 150, 220, 420 / V <sub>CCIO</sub> / 2: 50, 60/ V <sub>TT</sub> : 60, 75, 120, 210
LVDS	_	_	None / Diff: 120, 150, 220, 240/ Diff to V <sub>CMT</sub> : 120, 150, 220, 240
Mini-LVDS	_	_	None / Diff: 120, 150 / Diff to V <sub>CMT</sub> : 120, 150
BLVDS25	_	_	None
MLVDS25	_	_	None
RSDS	_	_	None / Diff: 120, 150, 220, 240/ Diff to V <sub>CMT</sub> : 120, 150, 220, 240
LVPECL33	_	≤2.5	None / Diff: 120, 150, 220, 240/ Diff to V <sub>CMT</sub> : 120, 150, 220, 240

When not specified V<sub>CCIO</sub> can be set anywhere in the valid operating range.
V<sub>CCIO</sub> needed for on-chip termination to V<sub>CCIO</sub>/2 or V<sub>CCIO</sub> only. V<sub>CCIO</sub> is not specified for off-chip termination or V<sub>TT</sub> termination.
All ratioed input buffers and dedicated pin input buffers include hysteresis with a typical value of 50mV.

#### Internal Logic Analyzer Capability (ispTRACY)

All LatticeSC devices support an internal logic analyzer diagnostic feature. The diagnostic features provide capabilities similar to an external logic analyzer, such as programmable event and trigger condition and deep trace memory. This feature is enabled by Lattice's ispTRACY. The ispTRACY utility is added into the user design at compile time. For additional detail refer to technical information at the end of the data sheet.


#### **Temperature Sensing**

Lattice provides a way to monitor the die temperature by using a temperature-sensing diode that is designed into every LatticeSC device. The difference in  $V_{BE}$  of the diode at two different forward currents varies with temperature. This relationship is shown in Figure 2-33. The accuracy of the temperature-sensing diode is typically +/- 10°C.

On packages that include PROBE\_GND, the most accurate measurements will occur between the TEMP pin and the PROBE\_GND pin. On packages that do not include PROBE\_GND, measurements should be made between the TEMP pin and board ground.

This temperature-sensing diode is designed to work with an external temperature sensor such as the Maxim 1617A. The Maxim 1617A is configured to measure difference in  $V_{BE}$  (of the temperature-sensing diode) at  $10\mu$ A and at  $100\mu$ A. This difference in  $V_{BE}$  voltage varies with temperature at approximately 1.64 mV/°C. A typical device with a 85°C junction temperature will measure approximately 593mV. For additional detail refer to TN1115, Temperature Sensing Diode in LatticeSC Devices.

Figure 2-33. Sensing Diode Typical Characteristics



#### **Oscillator**

Every LatticeSC device has an internal CMOS oscillator, which is used as a master serial clock for configuration and is also available as a potential general purpose clock (MCK) for the FPGA core. There is a K divider (divide by 2/4/8/16/32/64/128) available with this oscillator to get lower MCK frequencies. This clock is available as a general purpose clock signal to the software routing tool. For additional detail refer to technical information at the end of the data sheet.

### **Initialization and Standby Supply Current**

The table below indicates initialization and standby supply current while operating at 85°C junction temperature  $(T_J)$ , which is the high end of the commercial temperature range, and 105°C, which is the high end of the industrial temperature range. This data assumes all outputs are tri-stated and all inputs are configured as LVCMOS and held at  $V_{CCIO}$  or GND. The remaining SERDES supply current for  $V_{DDIB}$  and  $V_{DDOB}$  is detailed in the SERDES section of this data sheet. For power at your design temperature, it is recommended to use the Power Calculator tool which is accessible in ispLEVER or can be used as a standalone tool. For more information on supply current, see the reference to additional technical documentation available at the end of this data sheet.

#### **Over Recommended Operating Conditions**

				25°C Typ. <sup>1</sup>		°C IX.²	105°C Max. <sup>2</sup>	Units
Symbol	Condition	Parameter	Device	All	-5, -6	-7	-5, -6	
-			LFSC/M15	65	449	678	755	mA
			LFSC/M25	113	798	1255	1343	mA
	(VCC = 1.2V +/- 5%)	Core Operating Power Supply Current	LFSC/M40	159	1178	2006	1981	mA
		Garrent	LFSC/M80	276	2122	3827	3569	mA
l			LFSC/M115	454	3376	_	5679	mA
Icc			LFSC/M15	45	312	471	524	mA
			LFSC/M25	79	554	872	933	mA
	(VCC = 1.0V +/- 5%)	Core Operating Power Supply Current	LFSC/M40	110	818 1473	1393	1375	mA
		Garron	LFSC/M80	191	1473	2658	2478	mA
			LFSC/M115	315	2344	_	3943	mA
			LFSC/M15	23	39	59	35	mA
		1.2V Power Supply Current for	LFSC/M25	25	50	78	56	mA
I <sub>CC12</sub>		Configuration Logic, FPGA PLL, SERDES PLL and SERDES	LFSC/M40	31	78	133	89	mA
		Analog Supplies	LFSC/M80	50	108	195	123	mA
			LFSC/M115	65	131	_	154	mA
			LFSC/M15	7	12	19	14	mA
		Associtions Consumbing December Consumb	LFSC/M25	9	16	25	18	mA
I <sub>CCAUX</sub>		Auxiliary Operating Power Supply Current	LFSC/M40	12	23	39	25	mA
			LFSC/M80	13	25	45	23	mA
			LFSC/M115	16	27	_	26	mA
			LFSC/M15	0.1	0.2	0.3	0.2	mA
1		Bords Bousey County Course	LFSC/M25	0.3	0.6	1.0	0.7	mA
I <sub>CCIO</sub> and I <sub>CCJ</sub>		Bank Power Supply Current (per bank)	LFSC/M40	0.4	0.9	1.5	1.0	mA
000		W	LFSC/M80	0.5	1.1	2.1	1.3	mA
	·"		LFSC/M115	0.7	1.5	_	1.8	mA

<sup>1.</sup>  $I_{CC}$  is specified at  $T_J = 25^{\circ}C$  and typical  $V_{CC}$ .

<sup>2.</sup> I<sub>CC</sub> is specified at the respective commercial and industrial maximum T<sub>J</sub> and V<sub>CC</sub> limits.

### **Typical Building Block Function Performance**

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

### Pin to Pin Performance (LVCMOS25 12 mA Drive)

Function	-7*	Units
Basic Functions		
32-bit Decoder	6.65	ns
Combinatorial (Pin to LUT to Pin)	5.58	ns
Embedded Memory Functions (Single Port RAM)		
Pin to EBR Input Register Setup (Global Clock)	1.66	ns
EBR Output Clock to Pin (Global Clock)	8.54	ns
Distributed (PFU) RAM (Single Port RAM)		
Pin to PFU RAM Register Setup (Global Clock)	1.32	ns
PFU RAM Clock to Pin (Global Clock)	6.83	ns

<sup>\*</sup>Typical performance per function

### Register-to-Register Performance

Function	-7*	Units
Basic Functions	•	•
32-Bit Decoder	539	MHz
64-Bit Decoder	517	MHz
16:1 MUX	1003	MHz
32:1 MUX	798	MHz
16-Bit Adder	672	MHz
64-Bit Adder	353	MHz
16-Bit Counter	719	MHz
64-Bit Counter	369	MHz
32x8 SP RAM (PFU, Output Registered)	768	MHz
128x8 SP RAM (PFU, Output Registered)	545	MHz
Embedded Memory Functions		
Single Port RAM (512x36 Bits)	372	MHz
True Dual Port RAM 1024x18 Bits (No EBR Out Reg)	326	MHz
True dual port RAM 1024x18 Bits (EBR Reg)	372	MHz
FIFO port (A: x36 bits, B: x9 Bits, No EBR Out Reg)	353	MHz
FIFO port (A: x36 bits, B: x9 Bits, EBR Reg)	375	MHz
True DP RAM Width Cascading (1024x72)	372	MHz
DSP Functions		
9x9 1-stage Multiplier	209	MHz
18x18 1-Stage Multiplier	155	MHz
9x9 3-Stage Pipelined Multiplier	373	MHz
18x18 4-Stage Pipelined Multiplier	314	MHz
9x9 Constant Multiplier	372	MHz
*Timical parformance per function	•	•

<sup>\*</sup>Typical performance per function

## LatticeSC/M Internal Timing Parameters<sup>1</sup> (Continued)

Over Recommended Commercial Operating Conditions at VCC = 1.2V +/- 5%

			-7		-	6	-5		
Parameter	Symbol	Description	Min.	Max.	Min.	Max.	Min.	Max.	Units
<b>EBR Timing</b>									
t <sub>CO_EBR</sub>	CK_Q_DEL	Clock (Read) to output from Address or Data	_	1.900	_	2.116	_	2.335	ns
t <sub>COO_EBR</sub>	CK_Q_DEL	Clock (Write) to output from EBR output Register	0.390	_	0.444	_	0.498	_	ns
t <sub>SUDATA_EBR</sub>	D_CK_SET	Setup Data to EBR Memory (Write clk)	-0.173	_	-0.192	_	-0.210	_	ns
t <sub>HDATA_EBR</sub>	D_CK_HLD	Hold Data to EBR Memory (Write clk)	0.276	_	0.305	_	0.335	_	ns
t <sub>SUADDR_EBR</sub>	A_CK_SET	Setup Address to EBR Memory (Write clk)	-0.165	_	-0.182	_	-0.200	_	ns
t <sub>HADDR_EBR</sub>	A_CK_HLD	Hold Address to EBR Memory (Write clk)	0.269	_	0.298	_	0.327	_	ns
t <sub>SUWREN_EBR</sub>	CE_CK_SET	Setup Write/Read Enable to EBR Memory (Write/Read clk)	0.225	_	0.226	_	0.226	_	ns
t <sub>HWREN_EBR</sub>	CE_CK_HLD	Hold Write/Read Enable to EBR Memory (write/read clk)	0.073	_	0.095	_	0.116	_	ns
t <sub>SUCE_EBR</sub>	CS_CK_SET	Clock Enable Setup Time to EBR Output Register (Read clk)	0.261	_	0.269	_	0.276	_	ns
t <sub>HCE_EBR</sub>	CS_CK_HLD	Clock Enable Hold Time to EBR Output Register (Read clk)	0.023	_	0.039	_	0.055	_	ns
t <sub>RSTO_EBR</sub>	RESET_Q_DEL	Reset To Output Delay Time from EBR Output Register (asynchronous)	_	0.589	_	0.673	_	0.757	ns
Cycle Boosti	ng Timing								
t <sub>DEL1</sub>	DEL1	Cycle boosting delay 1 applies to PIO, PFU, EBR	_	0.480	_	0.524	_	0.570	ns
t <sub>DEL2</sub>	DEL2	Cycle boosting delay 2 applies to PIO, PFU, EBR	_	0.922	_	1.005	_	1.090	ns
t <sub>DEL3</sub>	DEL3	Cycle boosting delay 3 applies to PIO, PFU, EBR	_	1.366	_	1.488	_	1.612	ns

<sup>1.</sup> Complete timing parameters for a user design will be incorporated when running ispLEVER. This is a sampling of the key timing parameters.

### **Signal Descriptions (Cont.)**

Signal Name	I/O	Description				
		In parallel configuration modes, D[7:0] receives configuration data, and each pin is pull-up enabled. For slave serial mode, D0 is the data input.				
D[n:0]	I/O	D[7:3] is the output internal status for peripheral mode when RDN is low.				
		D[7:0] is also the first byte of MPI data pins.				
		In MPI configuration mode, MPI selectable data bus width from 8 and 16-bit. Driven by a bus master in a write transaction. Driven by MPI in a read transaction.				
DP[m:0]	I/O	MPI selectable parity data bus width from 1, 2, and 3-bit DP[0] for D[7:0], DP[1] for D[15:8], and DP[2] for D[23:16].				
		During configuration in peripheral mode, high on BUSYN indicates another byte can be written to the FPGA. If a read operation is done when the device is selected, the same status is also available on D[7] in asynchronous peripheral mode.				
BUSYN/RCLK/SCK	0	During configuration in slave parallel mode, low on BUSYN inhibits the external host from sending new data. The output is used by slave parallel and master serial modes only for decompression.				
		During configuration in master parallel and master byte modes, RCLK is a read clock output signal to an external memory. The RCLK frequency is the same as CCLK when used with uncompressed bit-streams. RCLK will be 1/8 the frequency of CCLK when the bitstream is compressed.				
		During configuration in SPI modes, SCK is generated by the device and connected to the CLK input of the FLASH memory.				
MPI Interface (Dedicated pin)						
MPI_IRQ_N	0	MPI Interrupt request active low signal is controlled by system bus interrupt controller and may be sourced from any bus error or MPI configuration error. It can be connected to one of MPC860 IRQ pins.				
MPI Interface (User I/O if MPI is not used	.)					
MPI_CS0N MPI_CS1	I	MPI chip select pins, active low on MPI_CS0N while active high on MPI_CS1. Both have to be active during the whole transfer data phase. During transfer address phase, both can be inactive so that the decoding for them from address can be slow. If they are active during address phase, one cycle can be saved for sync read.				
MPI_CLK	1	This is the PowerPC bus clock. It can be a source of the clock for embedded system bus. If MPI_CLK is used as system bus clock, MPI will be set into sync mode by default. All of the operation on PowerPC side of MPI are synchronized to the rising edge of this clock.				
MPI_TSIZ[1:0]	I	Driven by a bus master to indicate the data transfer size for the transaction. 01 for byte, 10 for half-word, and 00 for word.				
MPI_WR_N	I	Driven high indicates that a read access is in progress. Driven low indicates that a write access is in process.				
MPI_BURST	I	Driven active low indicates that a burst transfer is in progress. Driven high indicates that the current transfer is not a burst.				
MPI_BDIP	I	Active low "Burst Data in Process" is driven by a PowerPC processor. Asserted indicates that the second beat in front of the current one is requested by the master. Negated before the burst transfer ends to abort the burst data phase.				

# LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1, 2</sup> (Cont.)

		LFSC/M15	LFSC/M25			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AH20	NC	-		PB51D	4	
AK27	NC	-		NC	-	
AJ24	NC	-		NC	-	
AF17	NC	-		PB42C	4	
AH27	NC	-		PB61B	4	
AD23	NC	-		PB57A	4	
AE23	NC	-		PB57B	4	
AH24	NC	-		PB59A	4	
AH25	NC	-		PB59B	4	
AH26	NC	-		PB61A	4	
AF24	NC	-		PB63A	4	
AG24	NC	-		PB63B	4	
AG25	NC	-		PB64A	4	
AF25	NC	-		PB64B	4	
AG26	NC	-		PB65A	4	
AF27	NC	-		PB65B	4	
AD28	NC	-		PR56B	3	
AC27	NC	-		PR56A	3	
AE29	NC	-		PR53B	3	
AD29	NC	-		PR53A	3	
AB30	NC	-		NC	-	
AA28	NC	-		NC	-	
Y27	NC	-		PR47C	3	
W27	NC	-		PR47D	3	
V30	NC	-		PR47A	3	
W30	NC	-		PR47B	3	
W26	NC	-		PR43D	3	
V26	NC	-		PR43C	3	
U25	NC	-		PR42C	3	
T27	NC	-		PR40B	3	
R27	NC	-		PR40A	3	
V27	NC	-		PR39B	3	
U27	NC	-		PR39A	3	
U29	NC	-		PR36B	3	
T29	NC	-		PR36A	3	
T24	NC	-		PR35C	3	
Y25	NC	-		PR48C	3	
P24	NC	-		NC	-	
K28	NC	-		NC	-	
P23	NC	-		NC	-	
L28	NC	-		NC	-	
M27	NC	-		PR21B	2	
L27	NC	-		PR21A	2	
H27	NC	-		PR20B	2	
G27	NC	-		PR20A	2	

# LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1, 2</sup> (Cont.)

		LFSC/M	25	LFSC/M40				
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
E22	VCC12	-		VCC12	-			
E21	VCC12	-		VCC12	-			
E3	VCC12	-		VCC12	-			
E4	VCC12	-		VCC12	-			
E6	VCC12	-		VCC12	-			
E7	VCC12	-		VCC12	-			
E8	VCC12	-		VCC12	-			
E9	VCC12	-		VCC12	-			
E11	VCC12	-		VCC12	-			
E12	VCC12	-		VCC12	-			
A23	GND	-		GND	-			
A31	GND	-		GND	-			
AA13	GND	-		GND	-			
AA15	GND	-		GND	-			
AA18	GND	-		GND	-			
AA20	GND	-		GND	-			
AA26	GND	-		GND	-			
AA6	GND	-		GND	-			
AB10	GND	-		GND	_			
AB24	GND	-		GND	_			
AC14	GND	-		GND	_			
AC22	GND	-		GND	_			
AC29	GND	-		GND	-			
AC3	GND	-		GND	-			
AD11	GND	-		GND	-			
AD19	GND	-		GND	-			
AD27	GND	-		GND	-			
AD7	GND	-		GND	-			
AF12	GND	-		GND	_			
AF18	GND	-		GND	-			
AF24	GND	-		GND	-			
AF30	GND	-		GND	-			
AF4	GND	-		GND	-			
AG15	GND	-		GND	-			
AG21	GND	-		GND	_			
AG21	GND	-		GND	-			
AJ10	GND	-		GND	-			
AJ16	GND	-		GND	-			
AJ10 AJ20	GND	-		GND	-			
AJ20 AJ26	GND	-		GND	-			
AJ26 AJ29	GND	-		GND	-			
AJ29 AJ4	GND	-		GND	-			
AK13	GND	-		GND	-			
AK17	GND	-		GND	-			
AK23	GND	-		GND	-			
AK7	GND	-		GND	-			
AL1	GND	-		GND	-			
AL32	GND	-		GND	-			
AM2	GND	-		GND	-			
AM31	GND	-		GND	-			

# LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1, 2</sup> (Cont.)

D-II	LFSC/M25			LFSC/M40				
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
AA21	VCCAUX	-		VCCAUX	-			
AA22	VCCAUX	-		VCCAUX	-			
AB11	VCCAUX	-		VCCAUX	-			
AB12	VCCAUX	-		VCCAUX	-			
AB15	VCCAUX	-		VCCAUX	-			
AB16	VCCAUX	-		VCCAUX	-			
AB17	VCCAUX	-		VCCAUX	-			
AB18	VCCAUX	-		VCCAUX	-			
AB21	VCCAUX	-		VCCAUX	-			
AB22	VCCAUX	-		VCCAUX	-			
L11	VCCAUX	-		VCCAUX	-			
L12	VCCAUX	-		VCCAUX	-			
L14	VCCAUX	-		VCCAUX	-			
L15	VCCAUX	-		VCCAUX	-			
L18	VCCAUX	-		VCCAUX	-			
L19	VCCAUX	-		VCCAUX	-			
L21	VCCAUX	-		VCCAUX	-			
L22	VCCAUX	-		VCCAUX	-			
M11	VCCAUX	-		VCCAUX	-			
M12	VCCAUX	-		VCCAUX	-			
M21	VCCAUX	-		VCCAUX	-			
M22	VCCAUX	-		VCCAUX	-			
P11	VCCAUX	-		VCCAUX	-			
P22	VCCAUX	-		VCCAUX	-			
R11	VCCAUX	-		VCCAUX	-			
R22	VCCAUX	-		VCCAUX	-			
V11	VCCAUX	-		VCCAUX	-			
V22	VCCAUX	-		VCCAUX	-			
W11	VCCAUX	-		VCCAUX	-			
W22	VCCAUX	-		VCCAUX	-			
N11	VTT_2	2		VTT_2	2			
R10	VTT_2	2		VTT_2	2			
T11	VTT_3	3		VTT_3	3			
U11	VTT_3	3		VTT_3	3			
Y11	VTT_3	3		VTT_3	3			
AB13	VTT_4	4		VTT_4	4			
AB14	VTT_4	4		VTT_4	4			
AC15	VTT_4	4		VTT_4	4			
AB19	VTT_5	5		VTT_5	5			
AB20	VTT_5	5		VTT_5	5			
AC18	VTT_5	5		VTT_5	5			
T22	VTT_6	6		VTT_6	6			
U22	VTT_6	6		VTT_6	6			
Y22	VTT_6	6		VTT_6	6	<u> </u>		
N22	VTT_7	7		VTT_7	7	<u> </u>		
R23	VTT_7	7		VTT_7	7			
M17	VCC12	-		VCC12	-			
M16	VCC12	-		VCC12	-			
T12	VCC12	-		VCC12	-			
T21	VCC12	-		VCC12	-			
141	70012	-		V0012	_	1		

### LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup> (Cont.)

	LFSC/M40				LFSC/M80				
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function			
AJ9	PB78C	4		PB117C	4				
AJ8	PB78D	4		PB117D	4				
AP3	PB79A	4		PB119A	4				
AN3	PB79B	4		PB119B	4				
AF10	PB79C	4		PB119C	4				
AE10	PB79D	4		PB119D	4				
AL7	PB81A	4		PB121A	4				
AL6	PB81B	4		PB121B	4				
AK7	PB81C	4		PB121C	4				
AK6	PB81D	4		PB121D	4				
AN5	PB82A	4		PB123A	4				
AN4	PB82B	4		PB123B	4				
AH9	PB82C	4	VREF1_4	PB123C	4	VREF1_4			
AH8	PB82D	4		PB123D	4				
AM3	PB83A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D	PB124A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D			
AM4	PB83B	4	LRC_DLLC_IN_C/LRC_DLLC_FB_D	PB124B	4	LRC_DLLC_IN_C/LRC_DLLC_FB_D			
AG9	PB83C	4		PB124C	4				
AG8	PB83D	4		PB124D	4				
AN2	PB85A	4	LRC_PLLT_IN_A/LRC_PLLT_FB_B	PB125A	4	LRC_PLLT_IN_A/LRC_PLLT_FB_B			
AM2	PB85B	4	LRC_PLLC_IN_A/LRC_PLLC_FB_B	PB125B	4	LRC_PLLC_IN_A/LRC_PLLC_FB_B			
AJ6	PB85C	4	LRC_DLLT_IN_D/LRC_DLLT_FB_C	PB125C	4	LRC_DLLT_IN_D/LRC_DLLT_FB_C			
AH6	PB85D	4	LRC_DLLC_IN_D/LRC_DLLC_FB_C	PB125D	4	LRC_DLLC_IN_D/LRC_DLLC_FB_C			
AF7	PROBE_VCC	-		PROBE_VCC	-				
AF8	PROBE_GND	-		PROBE_GND	-				
AG7	PR71D	3	LRC_PLLC_IN_B/LRC_PLLC_FB_A	PR95D	3	LRC_PLLC_IN_B/LRC_PLLC_FB_A			
AG6	PR71C	3	LRC_PLLT_IN_B/LRC_PLLT_FB_A	PR95C	3	LRC_PLLT_IN_B/LRC_PLLT_FB_A			
AL4	PR71B	3	LRC_DLLC_IN_F/LRC_DLLC_FB_E	PR95B	3	LRC_DLLC_IN_F/LRC_DLLC_FB_E			
AL3	PR71A	3	LRC_DLLT_IN_F/LRC_DLLT_FB_E	PR95A	3	LRC_DLLT_IN_F/LRC_DLLT_FB_E			
AD10	PR70D	3		PR94D	3				
AD9	PR70C	3		PR94C	3				
AH4	PR70B	3		PR94B	3				
AJ4	PR70A	3		PR94A	3				
AK5	PR69D	3	LRC_DLLC_IN_E/LRC_DLLC_FB_F	PR93D	3	LRC_DLLC_IN_E/LRC_DLLC_FB_F			
AJ5	PR69C	3	LRC_DLLT_IN_E/LRC_DLLT_FB_F	PR93C	3	LRC_DLLT_IN_E/LRC_DLLT_FB_F			
AM1	PR69B	3	_	PR93B	3	_			
AL1	PR69A	3		PR93A	3				
AH5	PR67D	3		PR91D	3				
AG5	PR67C	3		PR91C	3				
AL2	PR67B	3		PR91B	3				
AK2	PR67A	3		PR91A	3				
AB9	PR66D	3		PR90D	3				
AC9	PR66C	3		PR90C	3				
AH1	PR66B	3		PR90B	3				
	= =								
AG1	PR66A	3		PR90A	3				

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

	LFSC/M115						
Ball Number	Ball Function	VCCIO Bank	<b>Dual Function</b>				
AP27	PB26A	5					
AP26	PB26B	5					
AK25	PB26C	5					
AK24	PB26D	5					
AN25	PB29A	5					
AN24	PB29B	5					
AE22	PB29C	5					
AE21	PB29D	5					
AM26	PB31A	5					
AM25	PB31B	5					
AF22	PB31C	5					
AF21	PB31D	5					
AN23	PB47A	5					
AN22	PB47B	5					
AP23	PB57A	5					
AP22	PB57B	5					
AG21	PB57C	5					
AG20	PB57D	5					
AP25	PB50A	5	PCLKT5_3				
AP24	PB50B	5	PCLKC5_3				
AD21	PB50C	5	PCLKT5_4				
AD20	PB50D	5	PCLKC5_4				
AL23	PB51A	5	PCLKT5_5				
AL22	PB51B	5	PCLKC5_5				
AH24	PB51C	5					
AH23	PB51D	5					
AM23	PB53A	5	PCLKT5_0				
AM22	PB53B	5	PCLKC5_0				
AJ24	PB53C	5					
AJ23	PB53D	5	VREF2_5				
AN21	PB54A	5	PCLKT5_1				
AN20	PB54B	5	PCLKC5_1				
AE19	PB54C	5	PCLKT5_6				
AD19	PB54D	5	PCLKC5_6				
AK21	PB55A	5	PCLKT5_2				
AK20	PB55B	5	PCLKC5_2				
AK23	PB55C	5	PCLKT5_7				
AK22	PB55D	5	PCLKC5_7				
AL20	PB58A	5					
AL19	PB58B	5					
AG19	PB58C	5					
AF19	PB58D	5					
AP21	PB61A	5					

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

		LFSC/M115	
Ball Number	Ball Function	VCCIO Bank	Dual Function
AL4	PR117B	3	LRC_DLLC_IN_F/LRC_DLLC_FB_E
AL3	PR117A	3	LRC_DLLT_IN_F/LRC_DLLT_FB_E
AD10	PR116D	3	
AD9	PR116C	3	
AH4	PR116B	3	
AJ4	PR116A	3	
AK5	PR115D	3	LRC_DLLC_IN_E/LRC_DLLC_FB_F
AJ5	PR115C	3	LRC_DLLT_IN_E/LRC_DLLT_FB_F
AM1	PR115B	3	
AL1	PR115A	3	
AH5	PR112D	3	
AG5	PR112C	3	
AL2	PR112B	3	
AK2	PR112A	3	
AB9	PR109D	3	
AC9	PR109C	3	
AH1	PR109B	3	
AG1	PR109A	3	
AE8	PR107D	3	VREF2_3
AD8	PR107C	3	
AJ3	PR107B	3	
AH3	PR107A	3	
AD7	PR104D	3	
AC7	PR104C	3	
AJ2	PR104B	3	
AH2	PR104A	3	
AF6	PR103D	3	
AF5	PR103C	3	
AF4	PR103B	3	
AE4	PR103A	3	
AD6	PR99D	3	
AC6	PR99C	3	
AG2	PR99B	3	
AF2	PR99A	3	
AC8	PR98D	3	
AB8	PR98C	3	
AK1	PR98B	3	
AJ1	PR98A	3	
AB10	PR96D	3	
AA10	PR96C	3	
AF3	PR96B	3	
AE3	PR96A	3	
AE5	PR94D	3	

# LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>

Ball Number	LFSC/M115					
	Ball Function	VCCIO Bank	Dual Function			
W7	GND	-				
AA14	VCC	-				
AA16	VCC	-				
AA17	VCC	-				
AA18	VCC	-				
AA19	VCC	-				
AA21	VCC	-				
AB13	VCC	-				
AB22	VCC	-				
N13	VCC	-				
N22	VCC	-				
P14	VCC	-				
P16	VCC	-				
P17	VCC	-				
P18	VCC	-				
P19	VCC	-				
P21	VCC	-				
R15	VCC	-				
R17	VCC	-				
R18	VCC	-				
R20	VCC	-				
T14	VCC	-				
T16	VCC	-				
T19	VCC	-				
T21	VCC	-				
U14	VCC	-				
U15	VCC	-				
U17	VCC	-				
U18	VCC	-				
U20	VCC	-				
U21	VCC	-				
V14	VCC	-				
V15	VCC	-				
V17	VCC	-				
V18	VCC	-				
V20	VCC	-				
V21	VCC	-				
W14	VCC	-				
W16	VCC	-				
W19	VCC	-				
W21	VCC	-				
Y15	VCC	-				
Y17	VCC	-				

### LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)

	LFSC/M80				LFSC/M115		
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
BB12	PB88B	4		PB102B	4		
AM17	PB88C	4		PB102C	4		
AL17	PB88D	4		PB102D	4		
AW14	PB89A	4		PB103A	4		
AW13	PB89B	4		PB103B	4		
AP16	PB89C	4		PB103C	4		
AN16	PB89D	4		PB103D	4		
BA13	PB91A	4		PB105A	4		
BA12	PB91B	4		PB105B	4		
AU13	PB91C	4		PB105C	4		
AU12	PB91D	4		PB105D	4		
BB11	PB92A	4		PB106A	4		
BB10	PB92B	4		PB106B	4		
AP15	PB92C	4		PB106C	4		
AN15	PB92D	4		PB106D	4		
AV13	PB93A	4		PB107A	4		
AV12	PB93B	4		PB107B	4		
AT13	PB93C	4		PB107C	4		
AT12	PB93D	4		PB107D	4		
BA11	PB95A	4		PB109A	4		
BA10	PB95B	4		PB109B	4		
AR13	PB95C	4		PB109C	4		
AR12	PB95D	4		PB109D	4		
AY11	PB96A	4		PB110A	4		
AY10	PB96B	4		PB110B	4		
AP14	PB96C	4		PB110C	4		
AN14	PB96D	4		PB110D	4		
BB9	PB97A	4		PB111A	4		
BB8	PB97B	4		PB111B	4		
AU11	PB97C	4		PB111C	4		
AU10	PB97D	4		PB111D	4		
AW11	PB99A	4		PB113A	4		
AW10	PB99B	4		PB113B	4		
AJ16	PB99C	4		PB113C	4		
AJ17	PB99D	4		PB113D	4		
BA9	PB100A	4		PB114A	4		
BA8	PB100B	4		PB114B	4		
AM15	PB100C	4		PB114C	4		
AL15	PB100D	4		PB114D	4		
AV11	PB101A	4		PB115A	4		
AV10	PB101B	4		PB115B	4		
AP13	PB101C	4		PB115C	4		
AP12	PB101D	4		PB115D	4		
BB7	PB103A	4		PB117A	4		
BB6	PB103B	4		PB117B	4		

### LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)

		LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function		
V8	PR41C	2		PR55C	2			
T4	PR41B	2		PR55B	2			
U4	PR41A	2		PR55A	2			
V9	PR39D	2		PR53D	2			
U9	PR39C	2		PR53C	2			
V6	PR39B	2		PR53B	2			
U6	PR39A	2		PR53A	2			
AA12	PR38D	2		PR52D	2			
Y12	PR38C	2		PR52C	2			
P1	PR38B	2		PR52B	2			
N1	PR38A	2		PR52A	2			
T7	PR37D	2		PR51D	2			
R7	PR37C	2		PR51C	2	<del></del>		
T5	PR37B	2		PR51B	2			
R5	PR37A	2		PR51A	2	<u> </u>		
U10	PR35D	2		PR49D	2			
V10	PR35C	2		PR49C	2			
P2	PR35B	2		PR49B	2			
N2	PR35A	2		PR49A	2			
T8	PR34D	2		PR48D	2			
R8	PR34C	2		PR48C	2			
N3	PR34B	2		PR48B	2			
P3	PR34A	2		PR48A	2			
M6	PR33D	2		PR47D	2			
M7	PR33C	2		PR47C	2			
T6	PR33B	2		PR47B	2			
R6	PR33A	2		PR47A	2			
V11	PR31D	2		PR45D	2			
U11	PR31C	2		PR45C	2			
M1	PR31B	2		PR45B	2			
L1	PR31A	2		PR45A	2			
Y14	PR30D	2		PR44D	2			
W14	PR30C	2		PR44C	2			
M2	PR30B	2		PR44B	2			
L2	PR30A	2		PR44A	2			
Т9	PR29D	2	DIFFR_2	PR43D	2	DIFFR_2		
R9	PR29C	2	VREF1_2	PR43C	2	VREF1_2		
P4	PR29B	2		PR43B	2			
N4	PR29A	2		PR43A	2			
N7	PR26D	2		PR40D	2			
N8	PR26C	2		PR40C	2			
P5	PR26B	2		PR40B	2			
N5	PR26A	2		PR40A	2			
K7	PR25D	2		PR38D	2			
J7	PR25C	2		PR38C	2			

### LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1, 2</sup> (Cont.)

	LFSC/M80			LFSC/M115			
Ball Number	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function	
D32	C_HDINP1_L	-	PCS 362 CH 1 IN P	C_HDINP1_L	-	PCS 362 CH 1 IN P	
E32	C_HDINN1_L	1	PCS 362 CH 1 IN N	C_HDINN1_L	-	PCS 362 CH 1 IN N	
B31	C_HDOUTP1_L	-	PCS 362 CH 1 OUT P	C_HDOUTP1_L	1	PCS 362 CH 1 OUT P	
K32	VCC12	-		VCC12	1		
A31	C_HDOUTN1_L	-	PCS 362 CH 1 OUT N	C_HDOUTN1_L	-	PCS 362 CH 1 OUT N	
L32	C_VDDOB1_L	-		C_VDDOB1_L	-		
A32	C_HDOUTN0_L	-	PCS 362 CH 0 OUT N	C_HDOUTN0_L	-	PCS 362 CH 0 OUT N	
M31	C_VDDOB0_L	-		C_VDDOB0_L	-		
B32	C_HDOUTP0_L	-	PCS 362 CH 0 OUT P	C_HDOUTP0_L	-	PCS 362 CH 0 OUT P	
H37	VCC12	-		VCC12	-		
E33	C_HDINN0_L	-	PCS 362 CH 0 IN N	C_HDINN0_L	-	PCS 362 CH 0 IN N	
D33	C_HDINP0_L	-	PCS 362 CH 0 IN P	C_HDINP0_L	-	PCS 362 CH 0 IN P	
G31	C_VDDIB0_L	-		C_VDDIB0_L	-		
J29	VCC12	-		VCC12	-		
L29	B_REFCLKP_L	-		B_REFCLKP_L	-		
M29	B_REFCLKN_L	-		B_REFCLKN_L	-		
J31	VCC12	-		VCC12	-		
H31	B_VDDIB3_L	-		B_VDDIB3_L	-		
J30	VCC12	-		VCC12	-		
D34	B_HDINP3_L	-	PCS 361 CH 3 IN P	B_HDINP3_L	-	PCS 361 CH 3 IN P	
E34	B_HDINN3_L	-	PCS 361 CH 3 IN N	B_HDINN3_L	-	PCS 361 CH 3 IN N	
B33	B_HDOUTP3_L	-	PCS 361 CH 3 OUT P	B_HDOUTP3_L	-	PCS 361 CH 3 OUT P	
H38	VCC12	-		VCC12	-		
A33	B_HDOUTN3_L	-	PCS 361 CH 3 OUT N	B_HDOUTN3_L	-	PCS 361 CH 3 OUT N	
C38	B_VDDOB3_L	-		B_VDDOB3_L	-		
A34	B_HDOUTN2_L	-	PCS 361 CH 2 OUT N	B_HDOUTN2_L	-	PCS 361 CH 2 OUT N	
L31	B_VDDOB2_L	-		B_VDDOB2_L	-		
B34	B_HDOUTP2_L	-	PCS 361 CH 2 OUT P	B_HDOUTP2_L	-	PCS 361 CH 2 OUT P	
G38	VCC12	-		VCC12	-		
E35	B_HDINN2_L	-	PCS 361 CH 2 IN N	B_HDINN2_L	-	PCS 361 CH 2 IN N	
D35	B_HDINP2_L	-	PCS 361 CH 2 IN P	B_HDINP2_L	-	PCS 361 CH 2 IN P	
H32	B_VDDIB2_L	-		B_VDDIB2_L	-		
K29	VCC12	-		VCC12	-		
K30	B_VDDIB1_L	-		B_VDDIB1_L	-		
F33	VCC12	-		VCC12	-		
D36	B_HDINP1_L	-	PCS 361 CH 1 IN P	B_HDINP1_L	-	PCS 361 CH 1 IN P	
E36	B_HDINN1_L	-	PCS 361 CH 1 IN N	B_HDINN1_L	-	PCS 361 CH 1 IN N	
B35	B_HDOUTP1_L	-	PCS 361 CH 1 OUT P	B_HDOUTP1_L	-	PCS 361 CH 1 OUT P	
L34	VCC12	-		VCC12	-		
A35	B_HDOUTN1_L	-	PCS 361 CH 1 OUT N	B_HDOUTN1_L	-	PCS 361 CH 1 OUT N	
K35	B_VDDOB1_L	-		B_VDDOB1_L	-		
A36	B_HDOUTN0_L	-	PCS 361 CH 0 OUT N	B_HDOUTN0_L	-	PCS 361 CH 0 OUT N	
G39	B_VDDOB0_L	-		B_VDDOB0_L	-		
B36	B_HDOUTP0_L	-	PCS 361 CH 0 OUT P	B_HDOUTP0_L	-	PCS 361 CH 0 OUT P	
J35	VCC12	-		VCC12	-		