

Welcome to [E-XFL.COM](#)

### Understanding **Embedded - FPGAs (Field Programmable Gate Array)**


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

#### **Details**

Product Status	Obsolete
Number of LABs/CLBs	20000
Number of Logic Elements/Cells	80000
Total RAM Bits	5816320
Number of I/O	660
Number of Gates	-
Voltage - Supply	0.95V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 105°C (TJ)
Package / Case	1152-BBGA
Supplier Device Package	1152-FPBGA (35x35)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/lattice-semiconductor/lfscm3ga80ep1-6ffn1152i">https://www.e-xfl.com/product-detail/lattice-semiconductor/lfscm3ga80ep1-6ffn1152i</a>

**Figure 2-6. Per Quadrant Clock Selection**

Note: GND is available to switch off the network.

## Secondary Clocks

In addition to the primary clock network and edge clocks the LatticeSC devices also contain a secondary clock network. Built of X6 style routing elements this secondary clock network is ideal for routing slower speed clock and control signals throughout the device preserving high-speed clock networks for the most timing critical signals.

## Edge Clocks

LatticeSC devices have a number of high-speed edge clocks that are intended for use with the PIOs in the implementation of high-speed interfaces. There are eight edge clocks per bank for the top and bottom of the device. The left and right sides have eight edge clocks per side for both banks located on that side. Figure 2-7 shows the arrangement of edge clocks.

Edge clock resources can be driven from a variety of sources. Edge clock resources can be driven from:

- Edge clock PIOs in the same bank
- Primary clock PIOs in the same bank
- Routing
- Adjacent PLLs and DLLs
- ELSR output from the clock divider

PCI Specification, Revision 2.2 requires the use of clamping diodes for 3.3V operation. For more information on the PCI interface, please refer to the PCI Specification, Revision 2.2.

### Programmable Slew Rate Control

All output and bidirectional buffers have an optional programmable output slew rate control that can be configured for either low noise or high-speed performance. Each I/O pin has an individual slew rate control. This allows designers to specify slew rate control on a pin-by-pin basis. This slew rate control affects both the rising and falling edges.

### Programmable Termination

Many of the I/O standards supported by the LatticeSC devices require termination at the transmitter, receiver or both. The SC devices provide the capability to implement many kinds of termination on-chip, minimizing stub lengths and hence improving performance. Utilizing this feature also has the benefit of reducing the number of discrete components required on the circuit board. The termination schemes can be split into two categories single-ended and differential.

#### Single Ended Termination

**Single Ended Outputs:** The SC devices support a number of different terminations for single ended outputs:

- Series
- Parallel to  $V_{CCIO}$  or GND
- Parallel to  $V_{CCIO}/2$
- Parallel to  $V_{CCIO}/2$  combined with series

Figure 2-27 shows the single ended output schemes that are supported. The nominal values of the termination resistors are shown in Table 2-10.

## Internal Logic Analyzer Capability (ispTRACY)

All LatticeSC devices support an internal logic analyzer diagnostic feature. The diagnostic features provide capabilities similar to an external logic analyzer, such as programmable event and trigger condition and deep trace memory. This feature is enabled by Lattice's ispTRACY. The ispTRACY utility is added into the user design at compile time. For additional detail refer to technical information at the end of the data sheet.


## Temperature Sensing

Lattice provides a way to monitor the die temperature by using a temperature-sensing diode that is designed into every LatticeSC device. The difference in  $V_{BE}$  of the diode at two different forward currents varies with temperature. This relationship is shown in Figure 2-33. The accuracy of the temperature-sensing diode is typically  $\pm 10^\circ\text{C}$ .

On packages that include PROBE\_GND, the most accurate measurements will occur between the TEMP pin and the PROBE\_GND pin. On packages that do not include PROBE\_GND, measurements should be made between the TEMP pin and board ground.

This temperature-sensing diode is designed to work with an external temperature sensor such as the Maxim 1617A. The Maxim 1617A is configured to measure difference in  $V_{BE}$  (of the temperature-sensing diode) at  $10\mu\text{A}$  and at  $100\mu\text{A}$ . This difference in  $V_{BE}$  voltage varies with temperature at approximately  $1.64 \text{ mV}/^\circ\text{C}$ . A typical device with a  $85^\circ\text{C}$  junction temperature will measure approximately 593mV. For additional detail refer to TN1115, [Temperature Sensing Diode in LatticeSC Devices](#).

**Figure 2-33. Sensing Diode Typical Characteristics**



## Oscillator

Every LatticeSC device has an internal CMOS oscillator, which is used as a master serial clock for configuration and is also available as a potential general purpose clock (MCK) for the FPGA core. There is a K divider (divide by 2/4/8/16/32/64/128) available with this oscillator to get lower MCK frequencies. This clock is available as a general purpose clock signal to the software routing tool. For additional detail refer to technical information at the end of the data sheet.

**PURESPEED I/O Differential Electrical Characteristics****LVDS****Over Recommended Operating Conditions**

<b>Parameter Symbol</b>	<b>Parameter Description</b>	<b>Test Conditions</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Units</b>
$V_{INP}, V_{INM}$	Input voltage		0	—	2.4	V
$V_{THD}$	Differential input threshold ( $Q-\bar{Q}$ )		+/-100	—	—	mV
$V_{CM}$	Input common mode voltage		0.05	1.2	2.35	V
$I_{IN}$	Input current	Power on or power off	—	—	+/-10	$\mu$ A
$V_{OH}$	Output high voltage for $V_{OP}$ or $V_{OM}$	$R_T = 100$ Ohm	—	1.38	1.60	V
$V_{OL}$	Output low voltage for $V_{OP}$ or $V_{OM}$	$R_T = 100$ Ohm	0.9V	1.03	—	V
$V_{OD}$	Output voltage differential	$(V_{OP} - V_{OM}), R_T = 100$ Ohm	250	350	450	mV
$\Delta V_{OD}$	Change in $V_{OD}$ between high and low		—	—	50	mV
$V_{OS}$	Output voltage offset	$(V_{OP} - V_{OM})/2, R_T = 100$ Ohm	1.125	1.20	1.375	V
$\Delta V_{OS}$	Change in $V_{OS}$ between H and L		—	—	50	mV
$I_{SAB}$	Output short circuit current	$V_{OD} = 0$ V Driver outputs shorted	—	—	12	mA
$T_R, T_F$	Output rise and fall times, 20% to 80%	—	—	500	ps	$T_R, T_F$



Notes:

1. Data is for 3.5mA differential current drive. Other differential driver current options are available.
2. If the low power mode of the input buffer is used, the minimum  $V_{CM}$  is 600 mV.

**Mini-LVDS****Over Recommended Operating Conditions**

<b>Parameter Symbol</b>	<b>Description</b>	<b>Min.</b>	<b>Typ.</b>	<b>Max.</b>	<b>Units</b>
$Z_O$	Single-ended PCB trace impedance	30	50	75	ohms
$R_T$	Differential termination resistance	60	100	150	ohms
$V_{OD}$	Output voltage, differential, $ V_{OP} - V_{OM} $	300	—	600	mV
$V_{OS}$	Output voltage, common mode, $ V_{OP} + V_{OM} /2$	1	1.2	1.4	V
$\Delta V_{OD}$	Change in $V_{OD}$ , between H and L	—	—	50	mV
$\Delta V_{ID}$	Change in $V_{OS}$ , between H and L	—	—	50	mV
$V_{THD}$	Input voltage, differential, $ V_{INP} - V_{INM} $	200	—	600	mV
$V_{CM}$	Input voltage, common mode, $ V_{INP} + V_{INM} /2$	$0.3 + (V_{THD}/2)$	—	$2.1 - (V_{THD}/2)$	
$T_R, T_F$	Output rise and fall times, 20% to 80%	—	—	500	ps
$T_{ODUTY}$	Output clock duty cycle	45	—	55	%
$T_{IDUTY}$	Input clock duty cycle	40	—	60	%

Note: Data is for 6mA differential current drive. Other differential driver current options are available.

**Figure 3-8. Read Mode with Input and Output Registers****Figure 3-9. Write Through (SP Read/Write On Port A, Input Registers Only)**

Note: Input data and address are registered at the positive edge of the clock and output data appears after the positive edge of the clock.

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M15			LFSC/M25		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AF4	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D	PB3C	5	LLC_DLLT_IN_C/LLC_DLLT_FB_D
AE5	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D	PB3D	5	LLC_DLLC_IN_C/LLC_DLLC_FB_D
AG3	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C	PB4A	5	LLC_DLLT_IN_D/LLC_DLLT_FB_C
AH2	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C	PB4B	5	LLC_DLLC_IN_D/LLC_DLLC_FB_C
AD6	PB4C	5		PB4C	5	
AJ2	PB5A	5		PB5A	5	
AK2	PB5B	5		PB5B	5	
AD7	PB5C	5		PB5C	5	
AD8	PB5D	5	VREF1_5	PB5D	5	VREF1_5
AH3	PB7A	5		PB11A	5	
AJ3	PB7B	5		PB11B	5	
AF9	PB7C	5		PB11C	5	
AE10	PB7D	5		PB11D	5	
AK3	PB8A	5		PB12A	5	
AJ4	PB8B	5		PB12B	5	
AE11	PB9A	5		PB13A	5	
AF10	PB9B	5		PB13B	5	
AK4	PB11A	5		PB16A	5	
AK5	PB11B	5		PB16B	5	
AH10	PB12A	5	PCLKT5_3	PB20A	5	PCLKT5_3
AH11	PB12B	5	PCLKC5_3	PB20B	5	PCLKC5_3
AF13	PB12C	5	PCLKT5_4	PB20C	5	PCLKT5_4
AE14	PB12D	5	PCLKC5_4	PB20D	5	PCLKC5_4
AK6	PB13A	5	PCLKT5_5	PB21A	5	PCLKT5_5
AK7	PB13B	5	PCLKC5_5	PB21B	5	PCLKC5_5
AF14	PB13C	5		PB21C	5	
AJ11	PB15A	5	PCLKT5_0	PB23A	5	PCLKT5_0
AJ12	PB15B	5	PCLKC5_0	PB23B	5	PCLKC5_0
AH13	PB15D	5	VREF2_5	PB23D	5	VREF2_5
AK8	PB16A	5	PCLKT5_1	PB24A	5	PCLKT5_1
AK9	PB16B	5	PCLKC5_1	PB24B	5	PCLKC5_1
AH14	PB17A	5	PCLKT5_2	PB25A	5	PCLKT5_2
AG14	PB17B	5	PCLKC5_2	PB25B	5	PCLKC5_2
AK10	PB19A	5		PB28A	5	
AK11	PB19B	5		PB28B	5	
AH15	PB20A	5		PB29A	5	
AG15	PB20B	5		PB29B	5	
AH12	PB21A	5		PB31A	5	
AJ13	PB21B	5		PB31B	5	
AD15	PB21C	5		PB31C	5	
AE15	PB21D	5		PB31D	5	
AK12	PB23A	5		PB32A	5	
AK13	PB23B	5		PB32B	5	
AJ14	PB24A	5		PB33A	5	
AJ15	PB24B	5		PB33B	5	

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M15			LFSC/M25		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AK14	PB25A	5		PB35A	5	
AK15	PB25B	5		PB35B	5	
AK16	PB27A	4		PB37A	4	
AK17	PB27B	4		PB37B	4	
AJ16	PB28A	4		PB38A	4	
AJ17	PB28B	4		PB38B	4	
AE16	PB28C	4		PB38C	4	
AH16	PB29A	4		PB39A	4	
AG16	PB29B	4		PB39B	4	
AK18	PB31A	4		PB41A	4	
AK19	PB31B	4		PB41B	4	
AH17	PB32A	4		PB42A	4	
AH18	PB32B	4		PB42B	4	
AG17	PB32D	4		PB42D	4	
AJ18	PB33A	4		PB43A	4	
AJ19	PB33B	4		PB43B	4	
AK20	PB35A	4	PCLKT4_2	PB46A	4	PCLKT4_2
AK21	PB35B	4	PCLKC4_2	PB46B	4	PCLKC4_2
AF18	PB36A	4	PCLKT4_1	PB47A	4	PCLKT4_1
AG18	PB36B	4	PCLKC4_1	PB47B	4	PCLKC4_1
AJ20	PB37A	4	PCLKT4_0	PB49A	4	PCLKT4_0
AJ21	PB37B	4	PCLKC4_0	PB49B	4	PCLKC4_0
AG19	PB37C	4	VREF2_4	PB49C	4	VREF2_4
AK22	PB39A	4	PCLKT4_5	PB51A	4	PCLKT4_5
AK23	PB39B	4	PCLKC4_5	PB51B	4	PCLKC4_5
AH19	PB39C	4		PB51C	4	
AK24	PB40A	4	PCLKT4_3	PB52A	4	PCLKT4_3
AK25	PB40B	4	PCLKC4_3	PB52B	4	PCLKC4_3
AE19	PB40C	4	PCLKT4_4	PB52C	4	PCLKT4_4
AE20	PB40D	4	PCLKC4_4	PB52D	4	PCLKC4_4
AE21	PB41A	4		PB53A	4	
AF21	PB41B	4		PB53B	4	
AG21	PB43A	4		PB55A	4	
AG22	PB43B	4		PB55B	4	
AH22	PB44A	4		PB56A	4	
AH23	PB44B	4		PB56B	4	
AH21	PB44C	4		PB56C	4	
AK28	PB45A	4		PB60A	4	
AK29	PB45B	4		PB60B	4	
AE22	PB45C	4		PB60C	4	
AJ28	PB47A	4		PB67A	4	
AH28	PB47B	4		PB67B	4	
AE24	PB47C	4	VREF1_4	PB67C	4	VREF1_4
AE25	PB47D	4		PB67D	4	
AJ29	PB48A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D	PB68A	4	LRC_DLLT_IN_C/LRC_DLLT_FB_D

**LFSC/M15, LFSC/M25 Logic Signal Connections: 900 fpBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M15			LFSC/M25		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
U18	GND	-		GND	-	
U19	GND	-		GND	-	
U20	GND	-		GND	-	
V11	GND	-		GND	-	
V12	GND	-		GND	-	
V13	GND	-		GND	-	
V14	GND	-		GND	-	
V15	GND	-		GND	-	
V16	GND	-		GND	-	
V17	GND	-		GND	-	
V18	GND	-		GND	-	
V19	GND	-		GND	-	
V20	GND	-		GND	-	
W11	GND	-		GND	-	
W12	GND	-		GND	-	
W13	GND	-		GND	-	
W14	GND	-		GND	-	
W15	GND	-		GND	-	
W16	GND	-		GND	-	
W17	GND	-		GND	-	
W18	GND	-		GND	-	
W19	GND	-		GND	-	
W20	GND	-		GND	-	
Y11	GND	-		GND	-	
Y12	GND	-		GND	-	
Y13	GND	-		GND	-	
Y14	GND	-		GND	-	
Y15	GND	-		GND	-	
Y16	GND	-		GND	-	
Y17	GND	-		GND	-	
Y18	GND	-		GND	-	
Y19	GND	-		GND	-	
Y20	GND	-		GND	-	
H2	VCCIO7	-		VCCIO7	-	
N4	VCCIO7	-		VCCIO7	-	
N6	VCCIO7	-		VCCIO7	-	
J2	VCCIO7	-		VCCIO7	-	
L2	VCCIO7	-		VCCIO7	-	
H4	VCCIO7	-		VCCIO7	-	
AB2	VCCIO6	-		VCCIO6	-	
AD1	VCCIO6	-		VCCIO6	-	
W4	VCCIO6	-		VCCIO6	-	
AA4	VCCIO6	-		VCCIO6	-	
AE7	VCCIO5	-		VCCIO5	-	
AH6	VCCIO5	-		VCCIO5	-	

**LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M25			LFSC/M40		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AJ1	PB69A	4	LRC_PLLT_IN_A/LRC_PLLT_FB_B	PB85A	4	LRC_PLLT_IN_A/LRC_PLLT_FB_B
AK1	PB69B	4	LRC_PLLC_IN_A/LRC_PLLC_FB_B	PB85B	4	LRC_PLLC_IN_A/LRC_PLLC_FB_B
AJ2	PB69C	4	LRC_DLLT_IN_D/LRC_DLLT_FB_C	PB85C	4	LRC_DLLT_IN_D/LRC_DLLT_FB_C
AH3	PB69D	4	LRC_DLLC_IN_D/LRC_DLLC_FB_C	PB85D	4	LRC_DLLC_IN_D/LRC_DLLC_FB_C
AH1	PROBE_VCC	-		PROBE_VCC	-	
AH2	PROBE_GND	-		PROBE_GND	-	
AD9	PR57D	3	LRC_PLLC_IN_B/LRC_PLLC_FB_A	PR71D	3	LRC_PLLC_IN_B/LRC_PLLC_FB_A
AC10	PR57C	3	LRC_PLLT_IN_B/LRC_PLLT_FB_A	PR71C	3	LRC_PLLT_IN_B/LRC_PLLT_FB_A
AG2	PR57B	3	LRC_DLLC_IN_F/LRC_DLLC_FB_E	PR71B	3	LRC_DLLC_IN_F/LRC_DLLC_FB_E
AG1	PR57A	3	LRC_DLLT_IN_F/LRC_DLLT_FB_E	PR71A	3	LRC_DLLT_IN_F/LRC_DLLT_FB_E
AD8	PR56D	3		PR70D	3	
AC9	PR56C	3		PR70C	3	
AF2	PR56B	3		PR70B	3	
AF1	PR56A	3		PR70A	3	
AE6	PR55D	3	LRC_DLLC_IN_E/LRC_DLLC_FB_F	PR69D	3	LRC_DLLC_IN_E/LRC_DLLC_FB_F
AE7	PR55C	3	LRC_DLLT_IN_E/LRC_DLLT_FB_F	PR69C	3	LRC_DLLT_IN_E/LRC_DLLT_FB_F
AE1	PR55B	3		PR69B	3	
AE2	PR55A	3		PR69A	3	
AB8	PR53D	3		PR67D	3	
AC8	PR53C	3		PR67C	3	
AE4	PR53B	3		PR67B	3	
AE3	PR53A	3		PR67A	3	
AA10	PR52D	3		PR66D	3	
AA9	PR52C	3		PR66C	3	
AD1	PR52B	3		PR66B	3	
AC1	PR52A	3		PR66A	3	
AC7	PR51D	3	VREF2_3	PR65D	3	VREF2_3
AB7	PR51C	3		PR65C	3	
AD5	PR51B	3		PR65B	3	
AC5	PR51A	3		PR65A	3	
AE5	PR49D	3		PR62D	3	
AF5	PR49C	3		PR62C	3	
AD3	PR49B	3		PR62B	3	
AD4	PR49A	3		PR62A	3	
Y10	PR48D	3		PR61D	3	
Y9	PR48C	3		PR61C	3	
AC2	PR48B	3		PR61B	3	
AD2	PR48A	3		PR61A	3	
AC6	PR47D	3		PR60D	3	
AB6	PR47C	3		PR60C	3	
AA1	PR47B	3		PR60B	3	
AB1	PR47A	3		PR60A	3	
AA5	PR44D	3		PR53D	3	
AB5	PR44C	3		PR53C	3	
Y1	PR44B	3		PR53B	3	
W1	PR44A	3		PR53A	3	
W8	PR43D	3		PR52D	3	
Y7	PR43C	3		PR52C	3	
Y5	PR43B	3		PR52B	3	
W5	PR43A	3		PR52A	3	

**LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M25			LFSC/M40		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
H1	PR25B	2		PR23B	2	
H2	PR25A	2		PR23A	2	
N8	PR22D	2		PR25D	2	
M8	PR22C	2		PR25C	2	
H4	PR22B	2		PR25B	2	
J4	PR22A	2		PR25A	2	
G1	PR21B	2		PR22B	2	
G2	PR21A	2		PR22A	2	
L7	PR20D	2		PR21D	2	
L8	PR20C	2		PR21C	2	
F2	PR20B	2		PR21B	2	
F1	PR20A	2		PR21A	2	
K5	PR18D	2	VREF2_2	PR18D	2	VREF2_2
J5	PR18C	2		PR18C	2	
E2	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_C	PR18B	2	URC_DLLC_IN_D/URC_DLLC_FB_C
E1	PR18A	2	URC_DLDT_IN_D/URC_DLDT_FB_C	PR18A	2	URC_DLDT_IN_D/URC_DLDT_FB_C
N10	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A	PR17D	2	URC_PLLC_IN_B/URC_PLLC_FB_A
M10	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A	PR17C	2	URC_PLLT_IN_B/URC_PLLT_FB_A
D2	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_D	PR17B	2	URC_DLLC_IN_C/URC_DLLC_FB_D
D1	PR17A	2	URC_DLDT_IN_C/URC_DLDT_FB_D	PR17A	2	URC_DLDT_IN_C/URC_DLDT_FB_D
K6	PR16D	2		PR16D	2	
K7	PR16C	2		PR16C	2	
J8	PR16B	2	URC_PLLC_IN_A/URC_PLLC_FB_B	PR16B	2	URC_PLLC_IN_A/URC_PLLC_FB_B
K8	PR16A	2	URC_PLLT_IN_A/URC_PLLT_FB_B	PR16A	2	URC_PLLT_IN_A/URC_PLLT_FB_B
J10	VCCJ	-		VCCJ	-	
J9	TDO	-	TDO	TDO	-	TDO
K9	TMS	-		TMS	-	
J12	TCK	-		TCK	-	
J13	TDI	-		TDI	-	
K12	PROGRAMN	1		PROGRAMN	1	
K13	MPIIRQN	1	CFGIRQN/MPI_IRQ_N	MPIIRQN	1	CFGIRQN/MPI_IRQ_N
K10	CCLK	1		CCLK	1	
F5	RESP_URC	-		RESP_URC	-	
B5	VCC12	-		VCC12	-	
D5	A_REFCLKN_R	-		A_REFCLKN_R	-	
C5	A_REFCLKP_R	-		A_REFCLKP_R	-	
B2	A_VDDIB0_R	-		A_VDDIB0_R	-	
C1	A_HDINP0_R	-	PCS 3E0 CH 0 IN P	A_HDINP0_R	-	PCS 3E0 CH 0 IN P
C2	A_HDINN0_R	-	PCS 3E0 CH 0 IN N	A_HDINN0_R	-	PCS 3E0 CH 0 IN N
A3	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P	A_HDOUTP0_R	-	PCS 3E0 CH 0 OUT P
D3	A_VDDOB0_R	-		A_VDDOB0_R	-	
B3	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N	A_HDOUTN0_R	-	PCS 3E0 CH 0 OUT N
D4	A_VDDOB1_R	-		A_VDDOB1_R	-	
B4	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N	A_HDOUTN1_R	-	PCS 3E0 CH 1 OUT N
A4	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P	A_HDOUTP1_R	-	PCS 3E0 CH 1 OUT P
H5	A_HDINN1_R	-	PCS 3E0 CH 1 IN N	A_HDINN1_R	-	PCS 3E0 CH 1 IN N
G5	A_HDINP1_R	-	PCS 3E0 CH 1 IN P	A_HDINP1_R	-	PCS 3E0 CH 1 IN P
F4	A_VDDIB1_R	-		A_VDDIB1_R	-	
H6	A_VDDIB2_R	-		A_VDDIB2_R	-	
F6	A_HDINP2_R	-	PCS 3E0 CH 2 IN P	A_HDINP2_R	-	PCS 3E0 CH 2 IN P

**LFSC/M25, LFSC/M40 Logic Signal Connections: 1020 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M25			LFSC/M40		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
P10	GND	-		GND	-	
P13	GND	-		GND	-	
P15	GND	-		GND	-	
P18	GND	-		GND	-	
P20	GND	-		GND	-	
P24	GND	-		GND	-	
R12	GND	-		GND	-	
R14	GND	-		GND	-	
R16	GND	-		GND	-	
R17	GND	-		GND	-	
R19	GND	-		GND	-	
R21	GND	-		GND	-	
R26	GND	-		GND	-	
R6	GND	-		GND	-	
T15	GND	-		GND	-	
T18	GND	-		GND	-	
T30	GND	-		GND	-	
T4	GND	-		GND	-	
U15	GND	-		GND	-	
U18	GND	-		GND	-	
U29	GND	-		GND	-	
U3	GND	-		GND	-	
V12	GND	-		GND	-	
V14	GND	-		GND	-	
V16	GND	-		GND	-	
V17	GND	-		GND	-	
V19	GND	-		GND	-	
V21	GND	-		GND	-	
V27	GND	-		GND	-	
V7	GND	-		GND	-	
W13	GND	-		GND	-	
W15	GND	-		GND	-	
W18	GND	-		GND	-	
W20	GND	-		GND	-	
W23	GND	-		GND	-	
W9	GND	-		GND	-	
Y12	GND	-		GND	-	
Y14	GND	-		GND	-	
Y19	GND	-		GND	-	
Y21	GND	-		GND	-	
Y30	GND	-		GND	-	
Y4	GND	-		GND	-	
N13	VCC	-		VCC	-	
N15	VCC	-		VCC	-	
N16	VCC	-		VCC	-	
N17	VCC	-		VCC	-	
N18	VCC	-		VCC	-	
N20	VCC	-		VCC	-	
P14	VCC	-		VCC	-	
P16	VCC	-		VCC	-	

**LFSC/M40, LFSC/M80 Logic Signal Connections: 1152 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M40			LFSC/M80		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AG18	PB42C	5		PB61C	5	
AF18	PB42D	5		PB61D	5	
AP19	PB43A	5		PB63A	5	
AP18	PB43B	5		PB63B	5	
AJ18	PB43C	5		PB63C	5	
AH18	PB43D	5		PB63D	5	
AP17	PB45A	4		PB65A	4	
AP16	PB45B	4		PB65B	4	
AJ17	PB45C	4		PB65C	4	
AH17	PB45D	4		PB65D	4	
AN17	PB46A	4		PB66A	4	
AN16	PB46B	4		PB66B	4	
AE17	PB46C	4		PB66C	4	
AD17	PB46D	4		PB66D	4	
AK17	PB47A	4		PB67A	4	
AK16	PB47B	4		PB67B	4	
AG17	PB47C	4		PB67C	4	
AF17	PB47D	4		PB67D	4	
AM16	PB49A	4		PB69A	4	
AM15	PB49B	4		PB69B	4	
AJ15	PB49C	4		PB69C	4	
AJ14	PB49D	4		PB69D	4	
AL16	PB50A	4		PB70A	4	
AL15	PB50B	4		PB70B	4	
AG16	PB50C	4		PB70C	4	
AF16	PB50D	4		PB70D	4	
AP15	PB51A	4		PB71A	4	
AP14	PB51B	4		PB71B	4	
AH15	PB51C	4		PB71C	4	
AH14	PB51D	4		PB71D	4	
AN15	PB53A	4	PCLKT4_2	PB74A	4	PCLKT4_2
AN14	PB53B	4	PCLKC4_2	PB74B	4	PCLKC4_2
AE16	PB53C	4	PCLKT4_7	PB74C	4	PCLKT4_7
AD16	PB53D	4	PCLKC4_7	PB74D	4	PCLKC4_7
AK15	PB54A	4	PCLKT4_1	PB75A	4	PCLKT4_1
AK14	PB54B	4	PCLKC4_1	PB75B	4	PCLKC4_1
AG15	PB54C	4	PCLKT4_6	PB75C	4	PCLKT4_6
AG14	PB54D	4	PCLKC4_6	PB75D	4	PCLKC4_6
AM13	PB55A	4	PCLKT4_0	PB77A	4	PCLKT4_0
AM12	PB55B	4	PCLKC4_0	PB77B	4	PCLKC4_0
AJ12	PB55C	4	VREF2_4	PB77C	4	VREF2_4
AJ11	PB55D	4		PB77D	4	
AL13	PB57A	4	PCLKT4_5	PB79A	4	PCLKT4_5
AL12	PB57B	4	PCLKC4_5	PB79B	4	PCLKC4_5
AH12	PB57C	4		PB79C	4	

**LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>**

Ball Number	LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function
H34	PL40B	7	
M32	PL53A	7	
N32	PL53B	7	
P28	PL53C	7	
R28	PL53D	7	
J34	PL55A	7	
K34	PL55B	7	
P30	PL55C	7	
R30	PL55D	7	
W34	PL73A	6	
Y34	PL73B	6	
W32	PL75A	6	
Y32	PL75B	6	
AA34	PL78A	6	
AB34	PL78B	6	
AC34	PL81A	6	
AD34	PL81B	6	
Y30	PL82A	6	
AA30	PL82B	6	
AB33	PL83A	6	
AC33	PL83B	6	
AC2	PR83B	3	
AB2	PR83A	3	
AA5	PR82B	3	
Y5	PR82A	3	
AD1	PR81B	3	
AC1	PR81A	3	
AB1	PR78B	3	
AA1	PR78A	3	
Y3	PR75B	3	
W3	PR75A	3	
Y1	PR73B	3	
W1	PR73A	3	
R5	PR55D	2	
P5	PR55C	2	
K1	PR55B	2	
J1	PR55A	2	
R7	PR53D	2	
P7	PR53C	2	
N3	PR53B	2	
M3	PR53A	2	
H1	PR40B	2	
G1	PR40A	2	

**LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>**

Ball Number	LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function
AL5	GND	-	
AM14	GND	-	
AM18	GND	-	
AM24	GND	-	
AM30	GND	-	
AM8	GND	-	
AN1	GND	-	
AN34	GND	-	
AP2	GND	-	
AP33	GND	-	
B1	GND	-	
B34	GND	-	
C11	GND	-	
C12	GND	-	
C13	GND	-	
C14	GND	-	
C17	GND	-	
C21	GND	-	
C22	GND	-	
C23	GND	-	
C24	GND	-	
C26	GND	-	
C27	GND	-	
C30	GND	-	
C31	GND	-	
C4	GND	-	
C5	GND	-	
C8	GND	-	
C9	GND	-	
D18	GND	-	
E32	GND	-	
E4	GND	-	
F19	GND	-	
G16	GND	-	
G29	GND	-	
G7	GND	-	
H3	GND	-	
H31	GND	-	
J10	GND	-	
J15	GND	-	
J26	GND	-	
K20	GND	-	
K23	GND	-	

**LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>**

Ball Number	LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function
K26	GND	-	
K28	GND	-	
K6	GND	-	
K9	GND	-	
L12	GND	-	
L32	GND	-	
L4	GND	-	
M10	GND	-	
M17	GND	-	
M24	GND	-	
N29	GND	-	
N7	GND	-	
P15	GND	-	
P20	GND	-	
P3	GND	-	
P31	GND	-	
R10	GND	-	
R14	GND	-	
R16	GND	-	
R19	GND	-	
R21	GND	-	
R26	GND	-	
T15	GND	-	
T17	GND	-	
T18	GND	-	
T20	GND	-	
T28	GND	-	
T6	GND	-	
U16	GND	-	
U19	GND	-	
U23	GND	-	
U32	GND	-	
U4	GND	-	
V12	GND	-	
V16	GND	-	
V19	GND	-	
V3	GND	-	
V31	GND	-	
W15	GND	-	
W17	GND	-	
W18	GND	-	
W20	GND	-	
W29	GND	-	

**LFSC/M115 Logic Signal Connections: 1152 fcBGA<sup>1, 2</sup>**

Ball Number	LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function
AH16	VCCIO4	-	
AJ13	VCCIO4	-	
AJ7	VCCIO4	-	
AL14	VCCIO4	-	
AL8	VCCIO4	-	
AM11	VCCIO4	-	
AM17	VCCIO4	-	
AM5	VCCIO4	-	
AE20	VCCIO5	-	
AE23	VCCIO5	-	
AE26	VCCIO5	-	
AH22	VCCIO5	-	
AH28	VCCIO5	-	
AJ19	VCCIO5	-	
AJ25	VCCIO5	-	
AL18	VCCIO5	-	
AL24	VCCIO5	-	
AL30	VCCIO5	-	
AM21	VCCIO5	-	
AM27	VCCIO5	-	
AA31	VCCIO6	-	
AB29	VCCIO6	-	
AC24	VCCIO6	-	
AD32	VCCIO6	-	
AE28	VCCIO6	-	
AG31	VCCIO6	-	
AK32	VCCIO6	-	
T29	VCCIO6	-	
U31	VCCIO6	-	
V32	VCCIO6	-	
W28	VCCIO6	-	
Y26	VCCIO6	-	
E31	VCCIO7	-	
G28	VCCIO7	-	
H32	VCCIO7	-	
K29	VCCIO7	-	
L31	VCCIO7	-	
M25	VCCIO7	-	
N28	VCCIO7	-	
P32	VCCIO7	-	
R25	VCCIO7	-	
J25	VCCIO1	-	
N11	VTT_2	2	

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M80			LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AP1	PR90B	3		PR109B	3	
AN1	PR90A	3		PR109A	3	
AK10	PR89D	3	VREF2_3	PR107D	3	VREF2_3
AJ10	PR89C	3		PR107C	3	
AM5	PR89B	3		PR107B	3	
AL5	PR89A	3		PR107A	3	
AL7	PR86D	3		PR104D	3	
AK7	PR86C	3		PR104C	3	
AM1	PR86B	3		PR104B	3	
AL1	PR86A	3		PR104A	3	
AJ11	PR85D	3		PR103D	3	
AH11	PR85C	3		PR103C	3	
AK5	PR85B	3		PR103B	3	
AJ5	PR85A	3		PR103A	3	
AK9	PR84D	3		PR99D	3	
AJ9	PR84C	3		PR99C	3	
AK3	PR84B	3		PR99B	3	
AJ3	PR84A	3		PR99A	3	
AK6	PR82D	3		PR98D	3	
AJ6	PR82C	3		PR98C	3	
AK2	PR82B	3		PR98B	3	
AJ2	PR82A	3		PR98A	3	
AH10	PR81D	3		PR96D	3	
AG10	PR81C	3		PR96C	3	
AK1	PR81B	3		PR96B	3	
AJ1	PR81A	3		PR96A	3	
AH9	PR80D	3		PR94D	3	
AG9	PR80C	3		PR94C	3	
AH2	PR80B	3		PR94B	3	
AG2	PR80A	3		PR94A	3	
AH8	PR78D	3		PR92D	3	
AG8	PR78C	3		PR92C	3	
AG1	PR78B	3		PR92B	3	
AH1	PR78A	3		PR92A	3	
AG14	PR77D	3		PR91D	3	
AF14	PR77C	3		PR91C	3	
AG4	PR77B	3		PR91B	3	
AF4	PR77A	3		PR91A	3	
AH7	PR76D	3	DIFFR_3	PR90D	3	DIFFR_3
AG7	PR76C	3		PR90C	3	
AG3	PR76B	3		PR90B	3	
AF3	PR76A	3		PR90A	3	
AH6	PR74D	3		PR88D	3	
AG6	PR74C	3		PR88C	3	
AF1	PR74B	3		PR88B	3	

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M80			LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
L8	VCCIO2	-		VCCIO2	-	
M3	VCCIO2	-		VCCIO2	-	
P7	VCCIO2	-		VCCIO2	-	
R4	VCCIO2	-		VCCIO2	-	
T12	VCCIO2	-		VCCIO2	-	
U8	VCCIO2	-		VCCIO2	-	
V3	VCCIO2	-		VCCIO2	-	
W11	VCCIO2	-		VCCIO2	-	
Y7	VCCIO2	-		VCCIO2	-	
AB3	VCCIO3	-		VCCIO3	-	
AC7	VCCIO3	-		VCCIO3	-	
AD11	VCCIO3	-		VCCIO3	-	
AE4	VCCIO3	-		VCCIO3	-	
AF8	VCCIO3	-		VCCIO3	-	
AG12	VCCIO3	-		VCCIO3	-	
AH3	VCCIO3	-		VCCIO3	-	
AJ7	VCCIO3	-		VCCIO3	-	
AK11	VCCIO3	-		VCCIO3	-	
AL4	VCCIO3	-		VCCIO3	-	
AM8	VCCIO3	-		VCCIO3	-	
AP3	VCCIO3	-		VCCIO3	-	
AR7	VCCIO3	-		VCCIO3	-	
AU4	VCCIO3	-		VCCIO3	-	
AL16	VCCIO4	-		VCCIO4	-	
AM13	VCCIO4	-		VCCIO4	-	
AM19	VCCIO4	-		VCCIO4	-	
AR11	VCCIO4	-		VCCIO4	-	
AR17	VCCIO4	-		VCCIO4	-	
AT14	VCCIO4	-		VCCIO4	-	
AT20	VCCIO4	-		VCCIO4	-	
AT8	VCCIO4	-		VCCIO4	-	
AW15	VCCIO4	-		VCCIO4	-	
AW21	VCCIO4	-		VCCIO4	-	
AW9	VCCIO4	-		VCCIO4	-	
AY12	VCCIO4	-		VCCIO4	-	
AY18	VCCIO4	-		VCCIO4	-	
AY6	VCCIO4	-		VCCIO4	-	
AL27	VCCIO5	-		VCCIO5	-	
AM24	VCCIO5	-		VCCIO5	-	
AM30	VCCIO5	-		VCCIO5	-	
AR26	VCCIO5	-		VCCIO5	-	
AR32	VCCIO5	-		VCCIO5	-	
AT23	VCCIO5	-		VCCIO5	-	
AT29	VCCIO5	-		VCCIO5	-	
AT35	VCCIO5	-		VCCIO5	-	

**LFSC/M80, LFSC/M115 Logic Signal Connections: 1704 fcBGA<sup>1,2</sup> (Cont.)**

Ball Number	LFSC/M80			LFSC/M115		
	Ball Function	VCCIO Bank	Dual Function	Ball Function	VCCIO Bank	Dual Function
AH22	VTT_5	5		VTT_5	5	
AJ22	VTT_5	5		VTT_5	5	
AJ23	VTT_5	5		VTT_5	5	
AJ24	VTT_5	5		VTT_5	5	
AJ25	VTT_5	5		VTT_5	5	
AB28	VTT_6	6		VTT_6	6	
AB29	VTT_6	6		VTT_6	6	
AE29	VTT_6	6		VTT_6	6	
AJ30	VTT_6	6		VTT_6	6	
AA28	VTT_7	7		VTT_7	7	
AA29	VTT_7	7		VTT_7	7	
R31	VTT_7	7		VTT_7	7	
V29	VTT_7	7		VTT_7	7	
Y24	GND	-		GND	-	
Y26	GND	-		GND	-	
Y8	GND	-		GND	-	
Y35	GND	-		GND	-	
AA16	VCC12	-		VCC12	-	
AA27	VCC12	-		VCC12	-	
AB16	VCC12	-		VCC12	-	
AB27	VCC12	-		VCC12	-	
AF16	VCC12	-		VCC12	-	
AF27	VCC12	-		VCC12	-	
AG17	VCC12	-		VCC12	-	
AG21	VCC12	-		VCC12	-	
G33	NC	-		NC	-	
G10	NC	-		NC	-	
M15	NC	-		NC	-	
L15	NC	-		NC	-	
K16	NC	-		NC	-	
J16	NC	-		NC	-	
M18	NC	-		NC	-	
L18	NC	-		NC	-	
M25	NC	-		NC	-	
L25	NC	-		NC	-	
J27	NC	-		NC	-	
K27	NC	-		NC	-	
L28	NC	-		NC	-	
M28	NC	-		NC	-	

1. Differential pair grouping within a PIC is A (True) and B (Complement) and C (True) and D (Complement).

2. The LatticeSC/M80 and LatticeSC/M115 in a 1704-pin package supports a 32-bit MPI interface.

## Commercial, Cont.

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSC3GA80E-7FC1152C <sup>1</sup>	-7	Ceramic fcBGA	1152	COM	80.1
LFSC3GA80E-6FC1152C <sup>1</sup>	-6	Ceramic fcBGA	1152	COM	80.1
LFSC3GA80E-5FC1152C <sup>1</sup>	-5	Ceramic fcBGA	1152	COM	80.1
LFSC3GA80E-7FF1152C	-7	Organic fcBGA	1152	COM	80.1
LFSC3GA80E-6FF1152C	-6	Organic fcBGA	1152	COM	80.1
LFSC3GA80E-5FF1152C	-5	Organic fcBGA	1152	COM	80.1
LFSC3GA80E-7FC1704C <sup>1</sup>	-7	Ceramic fcBGA	1704	COM	80.1
LFSC3GA80E-6FC1704C <sup>1</sup>	-6	Ceramic fcBGA	1704	COM	80.1
LFSC3GA80E-5FC1704C <sup>1</sup>	-5	Ceramic fcBGA	1704	COM	80.1
LFSC3GA80E-7FF1704C	-7	Organic fcBGA	1704	COM	80.1
LFSC3GA80E-6FF1704C	-6	Organic fcBGA	1704	COM	80.1
LFSC3GA80E-5FF1704C	-5	Organic fcBGA	1704	COM	80.1

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSCM3GA80EP1-7FC1152C <sup>1</sup>	-7	Ceramic fcBGA	1152	COM	80.1
LFSCM3GA80EP1-6FC1152C <sup>1</sup>	-6	Ceramic fcBGA	1152	COM	80.1
LFSCM3GA80EP1-5FC1152C <sup>1</sup>	-5	Ceramic fcBGA	1152	COM	80.1
LFSCM3GA80EP1-7FF1152C	-7	Organic fcBGA	1152	COM	80.1
LFSCM3GA80EP1-6FF1152C	-6	Organic fcBGA	1152	COM	80.1
LFSCM3GA80EP1-5FF1152C	-5	Organic fcBGA	1152	COM	80.1
LFSCM3GA80EP1-7FC1704C <sup>1</sup>	-7	Ceramic fcBGA	1704	COM	80.1
LFSCM3GA80EP1-6FC1704C <sup>1</sup>	-6	Ceramic fcBGA	1704	COM	80.1
LFSCM3GA80EP1-5FC1704C <sup>1</sup>	-5	Ceramic fcBGA	1704	COM	80.1
LFSCM3GA80EP1-7FF1704C	-7	Organic fcBGA	1704	COM	80.1
LFSCM3GA80EP1-6FF1704C	-6	Organic fcBGA	1704	COM	80.1
LFSCM3GA80EP1-5FF1704C	-5	Organic fcBGA	1704	COM	80.1

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).

Part Number	Grade	Package	Balls	Temp.	LUTs (K)
LFSC3GA115E-6FC1152C <sup>1</sup>	-6	Ceramic fcBGA	1152	COM	115.2
LFSC3GA115E-5FC1152C <sup>1</sup>	-5	Ceramic fcBGA	1152	COM	115.2
LFSC3GA115E-6FF1152C	-6	Organic fcBGA	1152	COM	115.2
LFSC3GA115E-5FF1152C	-5	Organic fcBGA	1152	COM	115.2
LFSC3GA115E-6FC1704C <sup>1</sup>	-6	Ceramic fcBGA	1704	COM	115.2
LFSC3GA115E-5FC1704C <sup>1</sup>	-5	Ceramic fcBGA	1704	COM	115.2
LFSC3GA115E-6FF1704C	-6	Organic fcBGA	1704	COM	115.2
LFSC3GA115E-5FF1704C	-5	Organic fcBGA	1704	COM	115.2

1. Converted to organic flip-chip BGA package per [PCN #01A-10](#).