

Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

E·XFl

Product Status	Active
Туре	Floating Point
Interface	DAI, DPI, EBI/EMI, I <sup>2</sup> C, SPI, SPORT, UART/USART
Clock Rate	200MHz
Non-Volatile Memory	ROM (4Mbit)
On-Chip RAM	5Mbit
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	88-VFQFN Exposed Pad, CSP
Supplier Device Package	88-LFCSP-VQ (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ad21479wycpz1a02

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### TABLE OF CONTENTS

General Description	3
Family Core Architecture	4
Family Peripheral Architecture	8
I/O Processor Features	12
System Design	13
Development Tools	13
Additional Information	15
Related Signal Chains	15
Pin Function Descriptions	16
Specifications	21
Operating Conditions	21
Electrical Characteristics	22
Maximum Power Dissipation	24
Package Information	24
ESD Sensitivity	24

#### **REVISION HISTORY**

4/2017—Rev. C to Rev. D	
Change to RTXI Description in Table 11 of Pin Function Descriptions	16
Changes to Operating Conditions	21
Change to Figure 5 of Core Clock Requirements	25
Changes to AMI Read	37
Change to $t_{WDE}$ Switching Characteristic in AMI Write	39
Change to Table 64 of Automotive Products	75

Absolute Maximum Ratings	24
Timing Specifications	25
Output Drive Currents	65
Test Conditions	65
Capacitive Loading	65
Thermal Characteristics	66
88-LFCSP_VQ Lead Assignment	68
100-LQFP_EP Lead Assignment	70
196-BGA Ball Assignment	72
Outline Dimensions	73
Surface-Mount Design	75
Automotive Products	75
Ordering Guide	76

#### **PRODUCT APPLICATION RESTRICTION**

Not for use in in-vivo applications for body fluid constituent monitoring, including monitoring one or more of the components that form, or may be a part of, or contaminate human blood or other body fluids, such as, but not limited to, carboxyhemoglobin, methemoglobin total hemoglobin, oxygen saturation, oxygen content, fractional arterial oxygen saturation, bilirubin, glucose, drugs, lipids, water, protein, and pH.

bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

#### **On-Chip Memory**

The processors contain varying amounts of internal RAM and internal ROM which is shown in Table 3 through Table 5. Each block can be configured for different combinations of code and data storage. Each memory block supports single-cycle, independent accesses by the core processor and I/O processor.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5M bits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit

floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in Table 3 through Table 5 display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an instruction that retrieves 48-bit memory. The 32-bit section describes what this address range looks like to an instruction that retrieves 32-bit memory.

IOP Registers 0x0000 0000-0x0003 FFFF					
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)		
Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)		
0x0004 0000–0x0004 7FFF	0x0008 0000–0x0008 AAA9	0x0008 0000–0x0008 FFFF	0x0010 0000–0x0011 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0004 8000–0x0004 8FFF	0x0008 AAAA-0x0008 BFFF	0x0009 0000–0x0009 1FFF	0x0012 0000–0x0012 FFFF		
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM		
0x0004 9000–0x0004 BFFF	0x0008 C000–0x0008 FFFF	0x0009 2000–0x0009 7FFF	0x0012 4000–0x0012 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0004 C000–0x0004 FFFF	0x0009 000–0x0009 5554	0x0009 8000–0x0009 FFFF	0x0013 0000-0x0013 FFFF		
Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)		
0x0005 0000–0x0005 7FFF	0x000A 0000–0x000A AAA9	0x000A 0000–0x000AFFFF	0x0014 0000–0x0015 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0005 8000–0x0005 8FFF	0x000A AAAA–0x000A BFFF	0x000B 0000–0x000B 1FFF	0x0016 0000-0x0016 3FFF		
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM		
0x0005 9000–0x0005 BFFF	0x000A C000–0x000A FFFF	0x000B 2000–0x000B 7FFF	0x0016 4000–0x0016 FFFF		
Reserved	Reserved	Reserved	Reserved		
0x0005 C000–0x0005 FFFF	0x000B 0000–0x000B 5554	0x000B 8000–0x000B FFFF	0x0017 0000–0x0017 FFFF		
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM		
0x0006 0000–0x0006 0FFF	0x000C 0000–0x000C 1554	0x000C 0000–0x000C 1FFF	0x0018 0000–0x0018 3FFF		
Reserved	Reserved	Reserved	Reserved		
0x0006 1000– 0x0006 FFFF	0x000C 1555–0x000D 5554	0x000C 2000–0x000D FFFF	0x0018 4000–0x001B FFFF		
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM		
0x0007 0000–0x0007 0FFF	0x000E 0000-0x000E 1554	0x000E 0000–0x000E 1FFF	0x001C 0000–0x001C 3FFF		
Reserved	Reserved	Reserved	Reserved		
0x0007 1000–0x0007 FFFF	0x000E 1555–0x000F 5554	0x000E 2000–0x000F FFFF	0x001C 4000–0x001F FFFF		

Table 3. ADSP-21477 Internal Memory Space (2M bits)

#### **External Memory**

The external memory interface supports access to the external memory through core and DMA accesses. The external memory address space is divided into four banks. Any bank can be programmed as either asynchronous or synchronous memory. The external ports are comprised of the following modules.

- An AMI which communicates with SRAM, FLASH, and other devices that meet the standard asynchronous SRAM access protocol. The AMI supports 6M words of external memory in Bank 0 and 8M words of external memory in Bank 1, Bank 2, and Bank 3.
- An SDRAM controller that supports a glueless interface with any of the standard SDRAMs. The SDC supports 62M words of external memory in Bank 0, and 64M words of external memory in Bank 1, Bank 2, and Bank 3.
- Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

#### **External Port**

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 196-ball CSP\_BGA, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types. Non-SDRAM external memory address space is shown in Table 6.

#### Table 6. External Memory for Non-SDRAM Addresses

Bank	Size in Words	Address Range
Bank 0	6M	0x0020 0000-0x007F FFFF
Bank 1	8M	0x0400 0000-0x047F FFFF
Bank 2	8M	0x0800 0000-0x087F FFFF
Bank 3	8M	0x0C00 0000-0x0C7F FFFF

#### SIMD Access to External Memory

The SDRAM controller supports SIMD access on the 64-bit external port data bus (EPD) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This improves performance since there is no need to explicitly load the complementary registers (as in SISD mode).

#### VISA and ISA Access to External Memory

The SDRAM controller supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported. Note that code execution is only supported from Bank 0 regardless of VISA/ISA. Table 7 shows the address ranges for instruction fetch in each mode.

#### Table 7. External Bank 0 Instruction Fetch

Access Type	Size in Words	Address Range
ISA (NW)	4M	0x0020 0000-0x005F FFFF
VISA (SW)	10M	0x0060 0000-0x00FF FFFF

#### SDRAM Controller

The SDRAM controller, available on the ADSP-2147x in the 196-ball CSP\_BGA package, provides an interface of up to four separate banks of industry-standard SDRAM devices or DIMMs, at speeds up to  $f_{SDCLK}$ . Fully compliant with the SDRAM standard, each bank has its own memory select line ( $\overline{MS0}-\overline{MS3}$ ), and can be configured to contain between 4 Mbytes and 256 Mbytes of memory. SDRAM external memory address space is shown in Table 8.

#### Table 8. External Memory for SDRAM Addresses

Bank	Size in Words	Address Range
Bank 0	62M	0x0020 0000-0x03FF FFFF
Bank 1	64M	0x0400 0000-0x07FF FFFF
Bank 2	64M	0x0800 0000-0x0BFF FFFF
Bank 3	64M	0x0C00 0000-0x0FFF FFFF

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. The SDRAM and the AMI interface do not support 32-bit wide devices.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

#### Asynchronous Memory Controller

The asynchronous memory controller, available on the ADSP-2147x in the 196-ball CSP\_BGA package, provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and Banks 1, 2, and 3

occupy a 8M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

#### **External Port Throughput**

The throughput for the external port, based on 133 MHz clock and 16-bit data bus, is 88 Mbytes/sec for the AMI and 266 Mbytes/sec for SDRAM.

#### MediaLB

The automotive models of the processors have an MLB interface which allows the processor to function as a media local bus device. It includes support for both 3-pin and 5-pin MLB protocols. It supports speeds up to 1024 FS (49.25M bits/sec, FS = 48.1 kHz) and up to 31 logical channels, with up to 124 bytes of data per media local bus frame. For a list of automotive products, see Automotive Products.

#### Digital Applications Interface (DAI)

The digital applications interface (DAI) provides the ability to connect various peripherals to any of the DAI pins (DAI\_P20-1).

Programs make these connections using the signal routing unit (SRU), shown in Figure 1.

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with non configurable signal paths.

The associated peripherals include eight serial ports, four precision clock generators (PCG), a S/PDIF transceiver, four ASRCs, and an input data port (IDP). The IDP provides an additional input path to the SHARC core, configurable as either eight channels of serial data, or a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

#### Serial Ports (SPORTs)

The processors feature eight synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports can support up to 16 transmit or 16 receive DMA channels of audio data when all eight SPORTs are enabled, or four full duplex TDM streams of 128 channels per frame.

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared. Serial ports operate in five modes:

- Standard serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode

#### S/PDIF-Compatible Digital Audio Receiver/Transmitter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a bi phase encoded signal. The serial data input to the receiver/transmitter can be formatted as left justified, I<sup>2</sup>S or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources, such as the SPORTs, external pins, the precision clock generators (PCGs), and are controlled by the SRU control registers.

#### Asynchronous Sample Rate Converter (SRC)

The sample rate converter contains four blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter. The SRC block provides up to 128 dB SNR and is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

#### **Input Data Port**

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided into two 32-bit words. The serial protocol is designed to receive audio channels in I<sup>2</sup>S, left-justified sample pair, or right-justified mode.

The IDP also provides a parallel data acquisition port (PDAP) which can be used for receiving parallel data. The PDAP port has a clock input and a hold input. The data for the PDAP can be received from DAI pins or from the external port pins. The PDAP supports a maximum of 20-bit data and four different packing modes to receive the incoming data.

#### **Precision Clock Generators**

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

The outputs of PCG A and B can be routed through the DAI pins and the outputs of PCG C and D can be driven on to the DAI as well as the DPI pins.

#### Digital Peripheral Interface (DPI)

The digital peripheral interface provides connections to two serial peripheral interface ports (SPI), one universal asynchronous receiver-transmitter (UART), 12 flags, a 2-wire interface (TWI), three PWM modules (PWM3–1), and two generalpurpose timers.

#### Serial Peripheral (Compatible) Interface (SPI)

The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multi-master environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPI-compatible port uses open drain drivers to support a multi-master configuration and to avoid data contention.

#### **UART Port**

The processors provide a full-duplex Universal Asynchronous Receiver/Transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O) The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (direct memory access) The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

The UART port's baud rate, serial data format, error code generation and status, and interrupts are programmable:

- Support for bit rates ranging from ( $f_{PCLK}/1,048,576$ ) to ( $f_{PCLK}/16$ ) bits per second.
- Support for data formats from 7 to 12 bits per frame.
- Both transmit and receive operations can be configured to generate maskable interrupts to the processor.

In conjunction with the general-purpose timer functions, autobaud detection is supported.

#### **Pulse-Width Modulation**

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs generating 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single update mode or double update mode. In single update mode the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double update mode, a second updating of the PWM registers is implemented at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in three-phase PWM inverters.

PWM signals can be mapped to the external port address lines or to the DPI pins.

#### Timers

The processors have a total of three timers: a core timer that can generate periodic software interrupts and two general-purpose timers that can generate periodic interrupts and be independently set to operate in one of three modes:

- Pulse waveform generation mode
- Pulse width count/capture mode
- External event watch dog mode

The core timer can be configured to use FLAG3 as a timer expired signal, and the general-purpose timers have one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables the generalpurpose timer.

#### 2-Wire Interface Port (TWI)

The TWI is a bidirectional 2-wire serial bus used to move 8-bit data while maintaining compliance with the I<sup>2</sup>C bus protocol. The TWI master incorporates the following features:

- 7-bit addressing
- Simultaneous master and slave operation on multiple device systems with support for multi-master data arbitration
- Digital filtering and timed event processing
- 100 kbps and 400 kbps data rates
- Low interrupt rate

#### Shift Register

The shift register can be used as a serial to parallel data converter. The shift register module consists of an 18-stage serial shift register, 18-bit latch, and three-state output buffers. The shift register and latch have separate clocks. Data is shifted into the serial shift register on the positive-going transitions of the shift register serial clock (SR\_SCLK) input. The data in each flip-flop is transferred to the respective latch on a positive-going transition of the shift register latch clock (SR\_LAT) input.

The shift register's signals can be configured as follows.

- The SR\_SCLK can come from any of the SPORT0–7 SCLK outputs, PCGA/B clock, any of the DAI pins (1–8), and one dedicated pin (SR\_SCLK).
- The SR\_LAT can come from any of SPORT0-7 frame sync outputs, PCGA/B frame sync, any of the DAI pins (1-8), and one dedicated pin (SR\_LAT).
- The SR\_SDI input can from any of SPORT0-7 serial data outputs, any of the DAI pins (1-8), and one dedicated pin (SR\_SDI).

Note that the SR\_SCLK, SR\_LAT, and SR\_SDI inputs must come from same source except in the case of where SR\_SCLK comes from PCGA/B or SR\_SCLK and SR\_LAT come from PCGA/B.

If SR\_SCLK comes from PCGA/B, then SPORT0-7 generates the SR\_LAT and SR\_SDI signals. If SR\_SCLK and SR\_LAT come from PCGA/B, then SPORT0-7 generates the SR\_SDI signal.

#### **I/O PROCESSOR FEATURES**

The I/O processor provides up to 65 channels of DMA as well as an extensive set of peripherals.

#### DMA Controller

The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the processor's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the parallel data acquisition port (PDAP) or the UART.

Up to 65 channels of DMA are available on the processors as shown in Table 9.

Programs can be downloaded using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers, and DMA chaining for automatic linked DMA transfers.

#### Table 9. DMA Channels

Peripheral	DMA Channels
SPORTs	16
PDAP	8
SPI	2
UART	2

#### Table 9. DMA Channels (Continued)

Peripheral	DMA Channels
External Port	2
Accelerators	2
Memory-to-Memory	2
MediaLB <sup>1</sup>	31

<sup>1</sup> Automotive models only.

#### **Delay Line DMA**

The processor provides delay line DMA functionality. This allows processor reads and writes to external delay line buffers (and therefore to external memory) with limited core interaction.

#### Scatter/Gather DMA

The processor provides scatter/gather DMA functionality. This allows processor DMA reads/writes to/from noncontiguous memory blocks.

#### **FFT Accelerator**

The FFT accelerator implements radix-2 complex/real input, complex output FFTs with no core intervention. The FFT accelerator runs at the peripheral clock frequency.

#### **FIR Accelerator**

The FIR (finite impulse response) accelerator consists of a 1024 word coefficient memory, a 1024 word deep delay line for the data, and four MAC units. A controller manages the accelerator. The FIR accelerator runs at the peripheral clock frequency.

#### **IIR Accelerator**

The IIR (infinite impulse response) accelerator consists of a 1440 word coefficient memory for storage of biquad coefficients, a data memory for storing the intermediate data and one MAC unit. A controller manages the accelerator. The IIR accelerator runs at the peripheral clock frequency.

#### Watchdog Timer (WDT)

The processors include a 32-bit watchdog timer that can be used to implement a software watchdog function. A software watchdog can improve system reliability by forcing the processor to a known state through generation of a system reset if the timer expires before being reloaded by software. Software initializes the count value of the timer, and then enables the timer.

The WDT is used to supervise the stability of the system software. When used in this way, software reloads the WDT in a regular manner so that the downward counting timer never expires. An expiring timer then indicates that system software might be out of control.

The WDT resets both the core and the internal peripherals. Software must be able to determine if the watch dog was the source of the hardware reset by interrogating a status bit in the watch dog timer control register.

### **PIN FUNCTION DESCRIPTIONS**

#### Table 11. Pin Descriptions

Name	Туре	State During/ After Reset	Description
ADDR <sub>23-0</sub>	I/O/T (ipu)	High-Z/driven low (boot)	<b>External Address.</b> The processor outputs addresses for external memory and peripherals on these pins. The ADDR pins can be multiplexed to support the external memory interface address, FLAGS15–8 (I/O) and PWM (O). After reset, all ADDR pins are in EMIF mode, and FLAG(0–3) pins are in FLAGS mode (default). When configured in the IDP_PDAP_CTL register, IDP channel 0 scans the ADDR <sub>23-4</sub> pins for parallel input data.
DATA <sub>15-0</sub>	I/O/T (ipu)	High-Z	<b>External Data.</b> The data pins can be multiplexed to support the external memory interface data (I/O) and $FLAGS_{7-0}$ (I/O).
AMI_ACK	l (ipu)		<b>Memory Acknowledge.</b> External devices can deassert AMI_ACK (low) to add wait states to an external memory access. AMI_ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
MS <sub>0-1</sub>	O/T (ipu)	High-Z	<b>Memory Select Lines 0–1.</b> These lines are asserted (low) as chip selects for the corresponding banks of external memory. The $\overline{\text{MS}}_{1.0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{\text{MS}}_{1.0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, when the condition evaluates as true. The $\overline{\text{MS1}}$ pin can be used in EPORT/FLASH boot mode. For more information on processor booting, see the <i>ADSP-214xx SHARC Processor Hardware Reference</i> .
AMI_RD	O/T (ipu)	High-Z	<b>AMI Port Read Enable.</b> AMI_RD is asserted whenever the processor reads a word from external memory.
AMI_WR	O/T (ipu)	High-Z	<b>AMI Port Write Enable.</b> AMI_WR is asserted when the processor writes a word to external memory.
FLAG0/IRQ0	I/O (ipu)	FLAG[0] INPUT	FLAG0/Interrupt Request0.
FLAG1/IRQ1	I/O (ipu)	FLAG[1] INPUT	FLAG1/Interrupt Request1.
FLAG2/IRQ2/MS2	I/O (ipu)	FLAG[2] INPUT	<b>FLAG2/Interrupt Request2/Memory Select2.</b> This pin is multiplexed with MS2 in the 196-ball BGA package only.
FLAG3/TMREXP/MS3	I/O (ipu)	FLAG[3] INPUT	<b>FLAG3/Timer Expired/Memory Select3.</b> This pin is multiplexed with MS3 in the 196-ball BGA package only.

The following symbols appear in the Type column of Table 11:  $\mathbf{A}$  = asynchronous,  $\mathbf{I}$  = input,  $\mathbf{O}$  = output,  $\mathbf{S}$  = synchronous,  $\mathbf{A}/\mathbf{D}$  = active drive,  $\mathbf{O}/\mathbf{D}$  = open drain, and  $\mathbf{T}$  = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be  $26 \text{ k}\Omega$  to  $63 \text{ k}\Omega$ . The range of an ipd resistor can be  $31 \text{ k}\Omega$  to  $85 \text{ k}\Omega$ . The three-state voltage of ipu pads will not reach to full the V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 88-lead LFCSP\_VQ and 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 62 on Page 70.

#### **Clock Input**

#### Table 20. Clock Input

		2	200 MHz		266 MHz	3	00 MHz	
Parameter		Min	Max	Min	Max	Min	Max	Unit
Timing Re	quirements							
t <sub>ск</sub>	CLKIN Period	40	100	30 <sup>1</sup>	100	26.66 <sup>1</sup>	100	ns
t <sub>CKL</sub>	CLKIN Width Low	20	45	15	45	13.33	45	ns
<sup>t</sup> скн	CLKIN Width High	20	45	15	45	13.33	45	ns
t <sub>CKRF</sub> CLKIN Rise/Fall (0.4 V to 2.0 V)			3		3		3	ns
t <sub>CCLK</sub> <sup>2</sup>	CCLK Period	5	10	3.75	10	3.33	10	ns
f <sub>VCO</sub> <sup>3</sup>	VCO Frequency	200	600	200	600	200	600	MHz
t <sub>CKJ</sub> <sup>4, 5</sup>	CLKIN Jitter Tolerance	-250	+250	-250	+250	-250	+250	ps

 $^1$  Applies only for CLKCFG1–0 = 00 and default values for PLL control bits in PMCTL.  $^2$  Any changes to PLL control bits in the PMCTL register must meet core clock timing specification t<sub>cclk</sub>.

<sup>3</sup>See Figure 5 for VCO diagram.

<sup>4</sup> Actual input jitter should be combined with ac specifications for accurate timing analysis.

<sup>5</sup> Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.





Figure 7. Clock Input


#### **Running Reset**

The following timing specification applies to RESETOUT/ RUNRSTIN pin when it is configured as RUNRSTIN.

#### Table 22. Running Reset

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>WRUNRST</sub>	Running RESET Pulse Width Low	$4 \times t_{CK}$		ns
t <sub>srunrst</sub>	Running RESET Setup Before CLKIN High	8		ns





#### Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as IRQ0, IRQ1, and IRQ2 interrupts, as well as the DAI\_P20-1 and DPI\_P14-1 pins when they are configured as interrupts.

#### Table 23. Interrupts

Parameter		Min	Max	Unit
Timing Require	ement			
t <sub>IPW</sub>	IRQx Pulse Width	$2 \times t_{PCLK} + 2$		ns




Figure 11. Interrupts

#### Pin to Pin Direct Routing (DAI and DPI)

For direct pin connections only (for example, DAI\_PB01\_I to DAI\_PB02\_O).

#### Table 28. DAI/DPI Pin to Pin Routing

Parameter Timing Requirement		Min	Max	Unit
t <sub>DPIO</sub>	Delay DAI/DPI Pin Input Valid to DAI/DPI Output Valid	1.5	10	ns




Figure 16. DAI Pin to Pin Direct Routing





Figure 20. AMI Read

#### Table 36. Serial Ports—External Late Frame Sync

		88-Lea	d LFCSP Package	All Other Packages			
Parameter		Min	Max	Min	Max	Unit	
Switching Cl	haracteristics						
t <sub>DDTLFSE</sub> <sup>1</sup>	Data Delay from Late External Transmit Frame Sync or External Receive Frame Sync with MCE = 1, MFD = 0		$2 \times t_{PCLK}$		13.5	ns	
t <sub>DDTENFS</sub> <sup>1</sup>	Data Enable for MCE = 1, MFD = $0$	0.5		0.5		ns	

<sup>1</sup> The  $t_{DDTLFSE}$  and  $t_{DDTENFS}$  parameters apply to left-justified as well as DSP serial mode, and MCE = 1, MFD = 0.

#### EXTERNAL RECEIVE FS WITH MCE = 1, MFD = 0



LATE EXTERNAL TRANSMIT FS




Figure 23. External Late Frame Sync<sup>1</sup>

<sup>1</sup>This figure reflects changes made to support left-justified mode.

#### Table 37. Serial Ports—Enable and Three-State

	88		ad LFCSP Package	All Other Packages		
Paramet	er	Min	Max	Min	Max	Unit
Switching	Characteristics					
t <sub>DDTEN</sub> 1	Data Enable from External Transmit SCLK	2		2		ns
t <sub>DDTTE</sub> <sup>1</sup>	Data Disable from External Transmit SCLK		23		20	ns
t <sub>DDTIN</sub> <sup>1</sup>	Data Enable from Internal Transmit SCLK	-1		-1		ns

<sup>1</sup>Referenced to drive edge.




Figure 24. Enable and Three-State

The SPORTx\_TDV\_O output signal (routing unit) becomes active in SPORT multichannel/packed mode. During transmit slots (enabled with active channel selection registers), the SPORTx\_TDV\_O is asserted for communication with external devices.

#### Table 38. Serial Ports—TDV (Transmit Data Valid)

		88-Lea	d LFCSP Package	All Ot	ther Packages	
Parameter		Min	Max	Min	Max	Unit
Switching	Characteristics <sup>1</sup>					
t <sub>DRDVEN</sub>	TDV Assertion Delay from Drive Edge of External Clock	3		3		ns
t <sub>DFDVEN</sub>	TDV Deassertion Delay from Drive Edge of External Clock		$2 \times t_{PCLK}$		13.25	ns
t <sub>DRDVIN</sub>	TDV Assertion Delay from Drive Edge of Internal Clock	-0.1		-0.1		ns
t <sub>DFDVIN</sub>	TDV Deassertion Delay from Drive Edge of Internal Clock		3.5		3.5	ns

<sup>1</sup> Referenced to drive edge.




Figure 25. Serial Ports—TDV Internal and External Clock




Figure 39. MLB Timing (5-Pin Interface)




Figure 40. MLB 3-Pin and 5-Pin MLBCLK Pulse Width Variation Timing




Figure 44. SR\_SCLK to SR\_LAT Setup, Clocks Pulse Width and Maximum Frequency




Figure 45. Shift Register Reset Timing




Figure 51. Typical Output Rise/Fall Time (20% to 80%,  $V_{DD EXT} = Min$ )




Figure 52. Typical Output Delay or Hold vs. Load Capacitance (at Ambient Temperature)

#### THERMAL CHARACTERISTICS

The processor is rated for performance over the temperature range specified in Operating Conditions.

Table 58 airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6 and the junction-to-board measurement complies with JEDEC standards JESD51-8. Test board design complies with JEDEC standards JESD51-7 (PBGA). The junction-to-case measurement complies with MIL- STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

#### where:

 $T_J$  = junction temperature (°C)

 $T_{\text{CASE}}$  = case temperature (°C) measured at the top center of the package

 $\Psi_{JT}$  = junction-to-top (of package) characterization parameter is the typical value from Table 58

 $P_D$  = power dissipation

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 $T_A$  = ambient temperature °C

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heatsink is required.

Note that the thermal characteristics values provided in Table 58 are modeled values.

Parameter	Condition	Typical	Unit
$\theta_{JA}$	Airflow = $0 \text{ m/s}$	22.6	°C/W
$\theta_{JMA}$	Airflow = $1 \text{ m/s}$	18.2	°C/W
$\theta_{JMA}$	Airflow = $2 \text{ m/s}$	17.3	°C/W
$\theta_{JC}$		7.9	°C/W
$\Psi_{JT}$	Airflow = $0 \text{ m/s}$	0.22	°C/W
$\Psi_{\text{JMT}}$	Airflow = $1 \text{ m/s}$	0.36	°C/W
$\Psi_{\text{JMT}}$	Airflow = $2 \text{ m/s}$	0.44	°C/W

Table 58. Thermal Characteristics for 100-Lead LQFP\_EP

Parameter	Condition	Typical	Unit
θ <sub>JA</sub>	Airflow = $0 \text{ m/s}$	18.1	°C/W
θ <sub>JMA</sub>	Airflow = $1 \text{ m/s}$	15.5	°C/W
θ <sub>JMA</sub>	Airflow = $2 \text{ m/s}$	14.6	°C/W
θ <sub>JC</sub>		2.4	°C/W
$\Psi_{JT}$	Airflow = $0 \text{ m/s}$	0.22	°C/W
$\Psi_{\text{JMT}}$	Airflow = 1 m/s	0.36	°C/W
$\Psi_{\text{JMT}}$	Airflow = 2 m/s	0.50	°C/W

Table 59. Thermal Characteristics for 196-Ball CSP\_BGA

Parameter	Condition	Typical	Unit
θ <sub>JA</sub>	Airflow = $0 \text{ m/s}$	29.0	°C/W
$\theta_{JMA}$	Airflow = 1 m/s	26.1	°C/W
$\theta_{JMA}$	Airflow = $2 \text{ m/s}$	25.1	°C/W
θ <sub>JC</sub>		8.8	°C/W
$\Psi_{JT}$	Airflow = $0 \text{ m/s}$	0.23	°C/W
$\Psi_{JMT}$	Airflow = $1 \text{ m/s}$	0.42	°C/W
$\Psi_{\text{JMT}}$	Airflow = $2 \text{ m/s}$	0.52	°C/W

#### **Thermal Diode**

The processors incorporate thermal diode/s to monitor the die temperature. The thermal diode is a grounded collector, PNP bipolar junction transistor (BJT). The THD\_P pin is connected to the emitter, and the THD\_M pin is connected to the base of the transistor. These pins can be used by an external temperature sensor (such as ADM1021A or LM86 or others) to read the die temperature of the chip.

The technique used by the external temperature sensor is to measure the change in VBE when the thermal diode is operated at two different currents. This is shown in the following equation:

$$\Delta V_{BE} = n \times \frac{kT}{q} \times ln(N)$$

Table 60. Thermal Diode Parameters—Transistor Model<sup>1</sup>

#### where:

n = multiplication factor close to 1, depending on process variations

- k = Boltzmann constant
- T =temperature (°C)

q = charge of the electron

N = ratio of the two currents

The two currents are usually in the range of 10  $\mu$ A to 300  $\mu$ A for the common temperature sensor chips available.

Table 60 contains the thermal diode specifications using the transistor model.

Symbol	Parameter	Min	Тур	Max	Unit
I <sub>FW</sub> <sup>2</sup>	Forward Bias Current	10		300	μΑ
IE	Emitter Current	10		300	μΑ
n <sub>Q</sub> <sup>3, 4</sup>	Transistor Ideality	1.012	1.015	1.017	
R <sub>T</sub> <sup>3, 5</sup>	Series Resistance	0.12	0.2	0.28	Ω

<sup>1</sup> Analog Devices does not recommend operation of the thermal diode under reverse bias.

<sup>2</sup> Analog Devices does not recommend operation of the thermal diode under reverse bias.

<sup>3</sup>Specified by design characterization.

 $^{4}$  The ideality factor, nQ, represents the deviation from ideal diode behavior as exemplified by the diode equation:  $I_{C} = I_{S} \times (e^{qVBE/nqkT} - 1)$  where  $I_{S}$  = saturation current,

q = electronic charge,  $V_{BE} =$  voltage across the diode, k = Boltzmann constant, and T = absolute temperature (Kelvin).

<sup>5</sup> The series resistance (R<sub>T</sub>) can be used for more accurate readings as needed.

Figure 53 shows the top view of the 88-lead LFCSP\_VQ pin configuration. Figure 54 shows the bottom view.




Figure 53. 88-Lead LFCSP\_VQ Lead Configuration (Top View)




Figure 54. 88-Lead LFCSP\_VQ Lead Configuration (Bottom View)

#### SURFACE-MOUNT DESIGN

For industry-standard design recommendations, refer to IPC-7351, Generic Requirements for Surface-Mount Design and Land Pattern Standard.

#### **AUTOMOTIVE PRODUCTS**

The ADSP-21477, ADSP-21478, and ADSP-21479 are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models, and designers should review the product Specifications section of this data sheet carefully.

Only the automotive grade products shown in Table 64 are available for use in automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

Model <sup>1</sup>	Temperature Range <sup>2</sup>	On-Chip SRAM	Processor Instruction Rate (Max)	Package Description	Package Option	Notes
AD21477WYCPZ1Axx	-40°C to +105°C	2M bits	200 MHz	88-Lead LFCSP_VQ	CP-88-5	
AD21477WYSWZ1Axx	-40°C to +105°C	2M bits	200 MHz	100-Lead LQFP_EP	SW-100-2	
AD21478WYBCZ2Axx	-40°C to +105°C	3M bits	200 MHz	196-Ball CSP_BGA	BC-196-8	
AD21478WYCPZ1Axx	-40°C to +105°C	3M bits	200 MHz	88-Lead LFCSP_VQ	CP-88-5	
AD21478WYSWZ2Axx	-40°C to +105°C	3M bits	266 MHz	100-Lead LQFP_EP	SW-100-2	
AD21478WYSWZ2Bxx	-40°C to +105°C	3M bits	266 MHz	100-Lead LQFP_EP	SW-100-2	3, 4
AD21479WYCPZ1Axx	–40°C to +105°C	5M bits	200 MHz	88-Lead LFCSP_VQ	CP-88-5	
AD21479WYCPZ1Bxx	–40°C to +105°C	5M bits	200MHz	88-Lead LFCSP_VQ	CP-88-5	3, 4
AD21479WYSWZ2Axx	–40°C to +105°C	5M bits	266 MHz	100-Lead LQFP_EP	SW-100-2	
AD21479WYSWZ2Bxx	–40°C to +105°C	5M bits	266 MHz	100-Lead LQFP_EP	SW-100-2	3, 4

#### Table 64. Automotive Product Models

 $^{1}$ Z = RoHS compliant part.

 $^{2}$  Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions for junction temperature (T<sub>j</sub>) specification, which is the only temperature specification.

<sup>3</sup>Contains multichannel audio decoders from Dolby and DTS. Users must have current licenses from Dolby and DTS to order this product.

<sup>4</sup> Contains Digital Transmission Content Protection (DTCP) from DTLA. User must have current license from DTLA to order this product.