




Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

|                         |                                                                                                                                                           |
|-------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status          | Active                                                                                                                                                    |
| Type                    | Floating Point                                                                                                                                            |
| Interface               | DAI, DPI, EBI/EMI, I <sup>2</sup> C, SPI, SPORT, UART/USART                                                                                               |
| Clock Rate              | 200MHz                                                                                                                                                    |
| Non-Volatile Memory     | ROM (4Mbit)                                                                                                                                               |
| On-Chip RAM             | 5Mbit                                                                                                                                                     |
| Voltage - I/O           | 3.30V                                                                                                                                                     |
| Voltage - Core          | 1.20V                                                                                                                                                     |
| Operating Temperature   | 0°C ~ 70°C (TA)                                                                                                                                           |
| Mounting Type           | Surface Mount                                                                                                                                             |
| Package / Case          | 196-LFBGA, CSPBGA                                                                                                                                         |
| Supplier Device Package | 196-CSPBGA (12x12)                                                                                                                                        |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-21479kbcz-1a">https://www.e-xfl.com/product-detail/analog-devices/adsp-21479kbcz-1a</a> |

# ADSP-21477/ADSP-21478/ADSP-21479

The block diagram of the ADSP-2147x on [Page 1](#) also shows the peripheral clock domain (also known as the I/O processor), which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an asynchronous memory interface (AMI) and SDRAM controller
- 4 units for pulse width modulation (PWM) control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnect, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, a shift register, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2-wire interface, one UART, two serial peripheral interfaces (SPI), two precision clock generators (PCG), three pulse width modulation (PWM) units, and a flexible signal routing unit (DPI SRU).

As shown in the SHARC core block diagram on [Page 5](#), the processors use two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 1.8 GFLOPS running at 300 MHz.

## FAMILY CORE ARCHITECTURE

The processors are code compatible at the assembly level with the ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2147x share architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x, and ADSP-2116x SIMD SHARC processors, as shown in [Figure 2](#) and detailed in the following sections.

### SIMD Computational Engine

The processors contain two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing

elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

SIMD mode is supported from external SDRAM but is not supported in the AMI.

### Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle. The three units within each processing element are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

### Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

### Data Register File

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

### Context Switch

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

### Universal Registers

Universal registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral control and status registers.

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

### Single-Cycle Fetch of Instruction and Four Operands

The processors feature an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see [Figure 2](#)). With its separate program and data memory

buses and on-chip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.




Figure 2. SHARC Core Block Diagram

## Instruction Cache

The processor includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full speed execution of core looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

## Data Address Generators with Zero-Overhead Hardware Circular Buffer Support

The processor's two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the processors contain sufficient registers to allow the creation of up to 32 circular buffers (16

primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

## Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the processors can conditionally execute a multiply, an add, and a subtract in both processing elements while branching and fetching up to four 32-bit values from memory—all in a single instruction.

## Variable Instruction Set Architecture (VISA)

In addition to supporting the standard 48-bit instructions from previous SHARC processors, the processors support new instructions of 16 and 32 bits. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused

# ADSP-21477/ADSP-21478/ADSP-21479

bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

## On-Chip Memory

The processors contain varying amounts of internal RAM and internal ROM which is shown in [Table 3](#) through [Table 5](#). Each block can be configured for different combinations of code and data storage. Each memory block supports single-cycle, independent accesses by the core processor and I/O processor.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5M bits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit

floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in [Table 3](#) through [Table 5](#) display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an instruction that retrieves 48-bit memory. The 32-bit section describes what this address range looks like to an instruction that retrieves 32-bit memory.

**Table 3. ADSP-21477 Internal Memory Space (2M bits)**

| <b>IOP Registers 0x0000 0000–0x0003 FFFF</b>      |                                                                |                                                   |                                                   |
|---------------------------------------------------|----------------------------------------------------------------|---------------------------------------------------|---------------------------------------------------|
| <b>Long Word (64 Bits)</b>                        | <b>Extended Precision Normal or Instruction Word (48 Bits)</b> | <b>Normal Word (32 Bits)</b>                      | <b>Short Word (16 Bits)</b>                       |
| Block 0 ROM (Reserved)<br>0x0004 0000–0x0004 7FFF | Block 0 ROM (Reserved)<br>0x0008 0000–0x0008 AAA9              | Block 0 ROM (Reserved)<br>0x0008 0000–0x0008 FFFF | Block 0 ROM (Reserved)<br>0x0010 0000–0x0011 FFFF |
| Reserved<br>0x0004 8000–0x0004 8FFF               | Reserved<br>0x0008 AAAA–0x0008 BFFF                            | Reserved<br>0x0009 0000–0x0009 1FFF               | Reserved<br>0x0012 0000–0x0012 FFFF               |
| Block 0 SRAM<br>0x0004 9000–0x0004 BFFF           | Block 0 SRAM<br>0x0008 C000–0x0008 FFFF                        | Block 0 SRAM<br>0x0009 2000–0x0009 7FFF           | Block 0 SRAM<br>0x0012 4000–0x0012 FFFF           |
| Reserved<br>0x0004 C000–0x0004 FFFF               | Reserved<br>0x0009 000–0x0009 5554                             | Reserved<br>0x0009 8000–0x0009 FFFF               | Reserved<br>0x0013 0000–0x0013 FFFF               |
| Block 1 ROM (Reserved)<br>0x0005 0000–0x0005 7FFF | Block 1 ROM (Reserved)<br>0x000A 0000–0x000A AAA9              | Block 1 ROM (Reserved)<br>0x000A 0000–0x000A FFFF | Block 1 ROM (Reserved)<br>0x0014 0000–0x0015 FFFF |
| Reserved<br>0x0005 8000–0x0005 8FFF               | Reserved<br>0x000A AAAA–0x000A BFFF                            | Reserved<br>0x000B 0000–0x000B 1FFF               | Reserved<br>0x0016 0000–0x0016 3FFF               |
| Block 1 SRAM<br>0x0005 9000–0x0005 BFFF           | Block 1 SRAM<br>0x000A C000–0x000A FFFF                        | Block 1 SRAM<br>0x000B 2000–0x000B 7FFF           | Block 1 SRAM<br>0x0016 4000–0x0016 FFFF           |
| Reserved<br>0x0005 C000–0x0005 FFFF               | Reserved<br>0x000B 0000–0x000B 5554                            | Reserved<br>0x000B 8000–0x000B FFFF               | Reserved<br>0x0017 0000–0x0017 FFFF               |
| Block 2 SRAM<br>0x0006 0000–0x0006 0FFF           | Block 2 SRAM<br>0x000C 0000–0x000C 1554                        | Block 2 SRAM<br>0x000C 0000–0x000C 1FFF           | Block 2 SRAM<br>0x0018 0000–0x0018 3FFF           |
| Reserved<br>0x0006 1000–0x0006 FFFF               | Reserved<br>0x000C 1555–0x000D 5554                            | Reserved<br>0x000C 2000–0x000D FFFF               | Reserved<br>0x0018 4000–0x001B FFFF               |
| Block 3 SRAM<br>0x0007 0000–0x0007 0FFF           | Block 3 SRAM<br>0x000E 0000–0x000E 1554                        | Block 3 SRAM<br>0x000E 0000–0x000E 1FFF           | Block 3 SRAM<br>0x001C 0000–0x001C 3FFF           |
| Reserved<br>0x0007 1000–0x0007 FFFF               | Reserved<br>0x000E 1555–0x000F 5554                            | Reserved<br>0x000E 2000–0x000F FFFF               | Reserved<br>0x001C 4000–0x001F FFFF               |

# ADSP-21477/ADSP-21478/ADSP-21479

**Table 4. ADSP-21478 Internal Memory Space (3M bits)<sup>1</sup>**

| IOP Registers 0x0000 0000–0x0003 FFFF             |                                                         |                                                   |                                                   |
|---------------------------------------------------|---------------------------------------------------------|---------------------------------------------------|---------------------------------------------------|
| Long Word (64 Bits)                               | Extended Precision Normal or Instruction Word (48 Bits) | Normal Word (32 Bits)                             | Short Word (16 Bits)                              |
| Block 0 ROM (Reserved)<br>0x0004 0000–0x0004 7FFF | Block 0 ROM (Reserved)<br>0x0008 0000–0x0008 AAA9       | Block 0 ROM (Reserved)<br>0x0008 0000–0x0008 FFFF | Block 0 ROM (Reserved)<br>0x0010 0000–0x0011 FFFF |
| Reserved<br>0x0004 8000–0x0004 8FFF               | Reserved<br>0x0008 AAAA–0x0008 BFFF                     | Reserved<br>0x0009 0000–0x0009 1FFF               | Reserved<br>0x0012 0000–0x0012 3FFF               |
| Block 0 SRAM<br>0x0004 9000–0x0004 CFFF           | Block 0 SRAM<br>0x0008 C000–0x0009 1554                 | Block 0 SRAM<br>0x0009 2000–0x0009 9FFF           | Block 0 SRAM<br>0x0012 4000–0x0013 3FFF           |
| Reserved<br>0x0004 D000–0x0004 FFFF               | Reserved<br>0x0009 1555–0x0009 FFFF                     | Reserved<br>0x0009 A000–0x0009 FFFF               | Reserved<br>0x0013 4000–0x0013 FFFF               |
| Block 1 ROM (Reserved)<br>0x0005 0000–0x0005 7FFF | Block 1 ROM (Reserved)<br>0x000A 0000–0x000A AAA9       | Block 1 ROM (Reserved)<br>0x000A 0000–0x000A FFFF | Block 1 ROM (Reserved)<br>0x0014 0000–0x0015 FFFF |
| Reserved<br>0x0005 8000–0x0005 8FFF               | Reserved<br>0x000A AAAA–0x000A BFFF                     | Reserved<br>0x000B 0000–0x000B 1FFF               | Reserved<br>0x0016 0000–0x0016 3FFF               |
| Block 1 SRAM<br>0x0005 9000–0x0005 CFFF           | Block 1 SRAM<br>0x000A C000–0x000B 1554                 | Block 1 SRAM<br>0x000B 2000–0x000B 9FFF           | Block 1 SRAM<br>0x0016 4000–0x0017 3FFF           |
| Reserved<br>0x0005 D000–0x0005 FFFF               | Reserved<br>0x000B 1555–0x000B FFFF                     | Reserved<br>0x000B A000–0x000B FFFF               | Reserved<br>0x0017 4000–0x0017 FFFF               |
| Block 2 SRAM<br>0x0006 0000–0x0006 1FFF           | Block 2 SRAM<br>0x000C 0000–0x000C 2AA9                 | Block 2 SRAM<br>0x000C 0000–0x000C 3FFF           | Block 2 SRAM<br>0x0018 0000–0x0018 7FFF           |
| Reserved<br>0x0006 2000–0x0006 FFFF               | Reserved<br>0x000C 2AAA–0x000D FFFF                     | Reserved<br>0x000C 4000–0x000D FFFF               | Reserved<br>0x0018 8000–0x001B FFFF               |
| Block 3 SRAM<br>0x0007 0000–0x0007 1FFF           | Block 3 SRAM<br>0x000E 0000–0x000E 2AA9                 | Block 3 SRAM<br>0x000E 0000–0x000E 3FFF           | Block 3 SRAM<br>0x001C 0000–0x001C 7FFF           |
| Reserved<br>0x0007 2000–0x0007 FFFF               | Reserved<br>0x000E 2AAA–0x000F FFFF                     | Reserved<br>0x000E 4000–0x000F FFFF               | Reserved<br>0x001C 8000–0x001F FFFF               |

<sup>1</sup> Some processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog Devices sales representative for additional details.

## ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-2147x architecture and functionality. For detailed information on the family core architecture and instruction set, refer to the *SHARC Processor Programming Reference*.

## RELATED SIGNAL CHAINS

A *signal chain* is a series of signal conditioning electronic components that receive input (data acquired from sampling either real-time phenomena or from stored data) in tandem, with the output of one portion of the chain supplying input to the next. Signal chains are often used in signal processing applications to gather and process data or to apply system controls based on analysis of real-time phenomena.

Analog Devices eases signal processing system development by providing signal processing components that are designed to work together well. A tool for viewing relationships between specific applications and related components is available on the [www.analog.com](http://www.analog.com) website.

The Reference Designs page provides a link to Circuits from the Lab™ ([www.analog.com/signal-chains](http://www.analog.com/signal-chains)) which contains:

- Graphical circuit block diagram presentation of signal chains for a variety of circuit types and applications
- Drill down links for components in each chain to selection guides and application information
- Reference designs applying best practice design techniques

**Table 11. Pin Descriptions (Continued)**

| Name                       | Type        | State During/<br>After Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------------|-------------|------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $\overline{\text{SDRAS}}$  | O/T (ipu)   | High-Z/<br>driven high       | <b>SDRAM Row Address Strobe.</b> Connect to SDRAM's RAS pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.                                                                                                                                                                                                                                                                                                    |
| $\overline{\text{SDCAS}}$  | O/T (ipu)   | High-Z/<br>driven high       | <b>SDRAM Column Address Select.</b> Connect to SDRAM's CAS pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.                                                                                                                                                                                                                                                                                                 |
| $\overline{\text{SDWE}}$   | O/T (ipu)   | High-Z/<br>driven high       | <b>SDRAM Write Enable.</b> Connect to SDRAM's WE or W buffer pin.                                                                                                                                                                                                                                                                                                                                                                                             |
| SDCKE                      | O/T (ipu)   | High-Z/<br>driven high       | <b>SDRAM Clock Enable.</b> Connect to SDRAM's CKE pin. Enables and disables the CLK signal. For details, see the data sheet supplied with the SDRAM device.                                                                                                                                                                                                                                                                                                   |
| SDA10                      | O/T (ipu)   | High-Z/<br>driven high       | <b>SDRAM A10 Pin.</b> Enables applications to refresh an SDRAM in parallel with non-SDRAM accesses. This pin replaces the DSP's ADDR10 pin only during SDRAM accesses.                                                                                                                                                                                                                                                                                        |
| SDDQM                      | O/T (ipu)   | High-Z/<br>driven high       | <b>DQM Data Mask.</b> SDRAM input mask signal for write accesses and output enable signal for read accesses. Input data is masked when DQM is sampled high during a write cycle. The SDRAM output buffers are placed in a High-Z state when DQM is sampled high during a read cycle. SDDQM is driven high from reset de-assertion until SDRAM initialization completes. Afterwards, it is driven low irrespective of whether any SDRAM accesses occur or not. |
| SDCLK                      | O/T (ipd)   | High-Z/<br>driving           | <b>SDRAM Clock Output.</b> Clock driver for this pin differs from all other clock drivers. See Figure 47. For models in the 100-lead package, the SDRAM interface should be disabled to avoid unnecessary power switching by setting the DSDCTL bit in SDCTL register. For more information, see the <i>ADSP-214xx SHARC Processor Hardware Reference</i> .                                                                                                   |
| DAI_P <sub>20-1</sub>      | I/O/T (ipu) | High-Z                       | <b>Digital Applications Interface.</b> These pins provide the physical interface to the DAI SRU. The DAI SRU configuration registers define the combination of on-chip audio-centric peripheral inputs or outputs connected to the pin and to the pin's output enable. The configuration registers of these peripherals then determines the exact behavior of the pin. Any input or output signal present in the DAI SRU may be routed to any of these pins.  |
| DPI_P <sub>14-1</sub>      | I/O/T (ipu) | High-Z                       | <b>Digital Peripheral Interface.</b> These pins provide the physical interface to the DPI SRU. The DPI SRU configuration registers define the combination of on-chip peripheral inputs or outputs connected to the pin and to the pin's output enable. The configuration registers of these peripherals then determine the exact behavior of the pin. Any input or output signal present in the DPI SRU may be routed to any of these pins.                   |
| WDT_CLKIN                  | I           |                              | <b>Watch Dog Timer Clock Input.</b> This pin should be pulled low when not used.                                                                                                                                                                                                                                                                                                                                                                              |
| WDT_CLKO                   | O           |                              | <b>Watch Dog Resonator Pad Output.</b>                                                                                                                                                                                                                                                                                                                                                                                                                        |
| $\overline{\text{WDRSTO}}$ | O (ipu)     |                              | <b>Watch Dog Timer Reset Out.</b>                                                                                                                                                                                                                                                                                                                                                                                                                             |

The following symbols appear in the Type column of Table 11: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be 26 k $\Omega$  to 63 k $\Omega$ . The range of an ipd resistor can be 31 k $\Omega$  to 85 k $\Omega$ . The three-state voltage of ipu pads will not reach to full the V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins.

Not all pins are available in the 88-lead LFCSP\_VQ and 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 62 on Page 70.



# ADSP-21477/ADSP-21478/ADSP-21479

Table 11. Pin Descriptions (Continued)

| Name                   | Type                                     | State During/<br>After Reset | Description                                                                                                                                                                                                                                                                                                           |
|------------------------|------------------------------------------|------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| THD_P                  | I                                        |                              | <b>Thermal Diode Anode.</b> When not used, this pin can be left floating.                                                                                                                                                                                                                                             |
| THD_M                  | O                                        |                              | <b>Thermal Diode Cathode.</b> When not used, this pin can be left floating.                                                                                                                                                                                                                                           |
| MLBCLK                 | I                                        |                              | <b>Media Local Bus Clock.</b> This clock is generated by the MLB controller that is synchronized to the MOST network and provides the timing for the entire MLB interface at 49.152 MHz at FS = 48 kHz. When the MLB controller is not used, this pin should be grounded.                                             |
| MLBDAT                 | I/O/T in 3 pin mode.<br>I in 5 pin mode. | High-Z                       | <b>Media Local Bus Data.</b> The MLBDAT line is driven by the transmitting MLB device and is received by all other MLB devices including the MLB controller. The MLBDAT line carries the actual data. In 5-pin MLB mode, this pin is an input only. When the MLB controller is not used, this pin should be grounded. |
| MLBSIG                 | I/O/T in 3 pin mode.<br>I in 5 pin mode  | High-Z                       | <b>Media Local Bus Signal.</b> This is a multiplexed signal which carries the Channel/Address generated by the MLB Controller, as well as the Command and RxStatus bytes from MLB devices. In 5-pin mode, this pin is input only. When the MLB controller is not used, this pin should be grounded.                   |
| MLBDO                  | O/T                                      | High-Z                       | <b>Media Local Bus Data Output (in 5 Pin Mode).</b> This pin is used only in 5-pin MLB mode and serves as the output data pin. When the MLB controller is not used, this pin should be grounded.                                                                                                                      |
| MLBSO                  | O/T                                      | High-Z                       | <b>Media Local Bus Signal Output (in 5 Pin Mode).</b> This pin is used only in 5-pin MLB mode and serves as the output signal pin. When the MLB controller is not used, this pin should be grounded.                                                                                                                  |
| SR_SCLK                | I (ipu)                                  |                              | <b>Shift Register Serial Clock.</b> (Active high, rising edge sensitive)                                                                                                                                                                                                                                              |
| SR_CLR                 | I (ipu)                                  |                              | <b>Shift Register Reset.</b> (Active low)                                                                                                                                                                                                                                                                             |
| SR_SDI                 | I (ipu)                                  |                              | <b>Shift Register Serial Data Input.</b>                                                                                                                                                                                                                                                                              |
| SR_SDO                 | O (ipu)                                  | Driven Low                   | <b>Shift Register Serial Data Output.</b>                                                                                                                                                                                                                                                                             |
| SR_LAT                 | I (ipu)                                  |                              | <b>Shift Register Latch Clock Input.</b> (Active high, rising edge sensitive)                                                                                                                                                                                                                                         |
| SR_LDO <sub>17-0</sub> | O/T (ipu)                                | High-Z                       | <b>Shift Register Parallel Data Output.</b>                                                                                                                                                                                                                                                                           |
| RTXI                   | I                                        |                              | <b>RTC Crystal Input.</b> If RTC is not used, then this pin can be NC (no connect) or grounded and the RTC_PDN and RTC_BUSDIS bits of the RTC_INIT register must be set to 1.                                                                                                                                         |
| RTXO                   | O                                        |                              | <b>RTC Crystal Output.</b> If RTC is not used, then this pin needs to be NC (No Connect).                                                                                                                                                                                                                             |
| RTCLKOUT               | O (ipd)                                  |                              | <b>RTC Clock Output.</b> For calibration purposes. The clock runs at 1 Hz. If RTC is not used, then this pin needs to be NC (No Connect).                                                                                                                                                                             |

The following symbols appear in the Type column of Table 11: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be 26 kΩ to 63 kΩ. The range of an ipd resistor can be 31 kΩ to 85 kΩ. The three-state voltage of ipu pads will not reach to full the V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins.

Not all pins are available in the 88-lead LFCSP\_VQ and 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 62 on Page 70.



# ADSP-21477/ADSP-21478/ADSP-21479

**Table 15. Dynamic Current in CCLK Domain— $I_{DD\_INT\_DYNAMIC}$  (mA, with ASF = 1.0)<sup>1, 2</sup>**

| $f_{CCLK}$ (MHz) | Voltage ( $V_{DD\_INT}$ ) |        |        |        |        |        |        |
|------------------|---------------------------|--------|--------|--------|--------|--------|--------|
|                  | 1.05 V                    | 1.10 V | 1.15 V | 1.20 V | 1.25 V | 1.30 V | 1.35 V |
| 100              | 75                        | 78     | 82     | 86     | 90     | 95     | 98     |
| 150              | 111                       | 117    | 122    | 128    | 134    | 141    | 146    |
| 200              | N/A                       | N/A    | 162    | 170    | 178    | 186    | 194    |
| 266              | N/A                       | N/A    | 215    | 225    | 234    | 246    | 256    |
| 300              | N/A                       | N/A    | N/A    | N/A    | 264    | 279    | 291    |

<sup>1</sup> The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of [Electrical Characteristics](#).

<sup>2</sup> Valid frequency and voltage ranges are model-specific. See [Operating Conditions](#).

## MAXIMUM POWER DISSIPATION

See Engineer-to-Engineer Note “Estimating Power Dissipation for ADSP-2147x SHARC Processors” for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see [Thermal Characteristics](#).

## PACKAGE INFORMATION

The information presented in [Figure 4](#) provides details about the package branding. For a complete listing of product availability, see [Ordering Guide](#).



Figure 4. Typical Package Brand

**Table 16. Package Brand Information<sup>1</sup>**

| Brand Key | Field Description          |
|-----------|----------------------------|
| t         | Temperature Range          |
| pp        | Package Type               |
| Z         | RoHS Compliant Option      |
| cc        | See Ordering Guide         |
| vvvvvv.x  | Assembly Lot Code          |
| n.n       | Silicon Revision           |
| #         | RoHS Compliant Designation |
| yyww      | Date Code                  |

<sup>1</sup> Nonautomotive only. For branding information specific to automotive products, contact Analog Devices Inc.

## ESD SENSITIVITY



### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## ABSOLUTE MAXIMUM RATINGS

Stresses greater than those listed in [Table 17](#) may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions greater than those indicated in [Operating Conditions](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 17. Absolute Maximum Ratings**

| Parameter                                        | Rating                          |
|--------------------------------------------------|---------------------------------|
| Internal (Core) Supply Voltage ( $V_{DD\_INT}$ ) | –0.3 V to +1.35 V               |
| External (I/O) Supply Voltage ( $V_{DD\_EXT}$ )  | –0.3 V to +4.6 V                |
| Real Time Clock Voltage ( $V_{DD\_RTC}$ )        | –0.3 V to +4.6 V                |
| Thermal Diode Supply Voltage ( $V_{DD\_THD}$ )   | –0.3 V to +4.6 V                |
| Input Voltage                                    | –0.5 V to +3.8 V                |
| Output Voltage Swing                             | –0.5 V to $V_{DD\_EXT} + 0.5$ V |
| Storage Temperature Range                        | –65°C to +150°C                 |
| Junction Temperature While Biased                | 125°C                           |

## TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See [Figure 49](#) under [Test Conditions](#) for voltage reference levels.

*Switching Characteristics* specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

### Core Clock Requirements

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, and serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see [Figure 5](#)). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.

### Voltage Controlled Oscillator (VCO)

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds  $f_{VCO}$  specified in [Table 20](#).

- The product of CLKIN and PLLM must never exceed 1/2 of  $f_{VCO}$  (max) in [Table 20](#) if the input divider is not enabled (INDIV = 0).
- The product of CLKIN and PLLM must never exceed  $f_{VCO}$  (max) in [Table 20](#) if the input divider is enabled (INDIV = 1).

The VCO frequency is calculated as follows:

$$f_{VCO} = 2 \times PLLM \times f_{INPUT}$$

$$f_{CLK} = (2 \times PLLM \times f_{INPUT}) \div PLLD$$

where:

$f_{VCO}$  = VCO output

PLLM = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK\_CFG pins in hardware.

PLLD = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

$f_{INPUT}$  is the input frequency to the PLL.

$f_{INPUT} = \text{CLKIN}$  when the input divider is disabled, or  $\text{CLKIN} \div 2$  when the input divider is enabled.

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in [Table 20](#). All of the timing specifications for the peripherals are defined in relation to  $t_{PCLK}$ . See the peripheral specific section for each peripheral's timing information.

**Table 18. Clock Periods**

| Timing Requirements | Description                                           |
|---------------------|-------------------------------------------------------|
| $t_{CK}$            | CLKIN Clock Period                                    |
| $t_{CCLK}$          | Processor Core Clock Period                           |
| $t_{PCLK}$          | Peripheral Clock Period = $2 \times t_{CCLK}$         |
| $t_{SDCLK}$         | SDRAM Clock Period = $(t_{CCLK}) \times \text{SDCKR}$ |

[Figure 5](#) shows core to CLKIN relationships with an external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the *ADSP-214xx SHARC Processor Hardware Reference*.

# ADSP-21477/ADSP-21478/ADSP-21479




Figure 5. Core Clock and System Clock Relationship to CLKIN

## Power-Up Sequencing

The timing requirements for processor startup are given in Table 19. While no specific power-up sequencing is required between  $V_{DD\_EXT}$  and  $V_{DD\_INT}$ , there are some considerations that the system designs should take into account.

- No power supply should be powered up for an extended period of time (>200 ms) before another supply starts to ramp up.

- If the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , any pin, such as  $\overline{RESETOUT}$  and  $\overline{RESET}$ , may actually drive momentarily until the  $V_{DD\_INT}$  rail has powered up. Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , a leakage current of the order of three-state leakage current pull-up, pull-down, may be observed on any pin, even if that is an input only (for example, the  $\overline{RESET}$  pin), until the  $V_{DD\_INT}$  rail has powered up.

**Table 19. Power-Up Sequencing Timing Requirements (Processor Startup)**

| Parameter                       |                                                                 | Min                                            | Max  | Unit    |
|---------------------------------|-----------------------------------------------------------------|------------------------------------------------|------|---------|
| <i>Timing Requirements</i>      |                                                                 |                                                |      |         |
| $t_{RSTVDD}$                    | $\overline{RESET}$ Low Before $V_{DD\_EXT}$ or $V_{DD\_INT}$ On | 0                                              |      | ms      |
| $t_{IVDDEVDD}$                  | $V_{DD\_INT}$ On Before $V_{DD\_EXT}$                           | -200                                           | +200 | ms      |
| $t_{CLKVDD}^1$                  | CLKIN Valid After $V_{DD\_INT}$ and $V_{DD\_EXT}$ Valid         | 0                                              | 200  | ms      |
| $t_{CLKRST}$                    | CLKIN Valid Before $\overline{RESET}$ Deasserted                | $10^2$                                         |      | $\mu$ s |
| $t_{PLLRST}$                    | PLL Control Setup Before $\overline{RESET}$ Deasserted          | $20^3$                                         |      | $\mu$ s |
| <i>Switching Characteristic</i> |                                                                 |                                                |      |         |
| $t_{CORERST}$                   | Core Reset Deasserted After $\overline{RESET}$ Deasserted       | $4096 \times t_{CK} + 2 \times t_{CCLK}^{4,5}$ |      |         |

<sup>1</sup> Valid  $V_{DD\_INT}$  and  $V_{DD\_EXT}$  assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

<sup>2</sup> Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

<sup>3</sup> Based on CLKIN cycles.

<sup>4</sup> Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for  $\overline{RESET}$  to be held low in order to properly initialize and propagate default states at all I/O pins.

<sup>5</sup> The 4096 cycle count depends on  $t_{SRST}$  specification in Table 21. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.




Figure 6. Power-Up Sequencing




Figure 20. AMI Read

## Serial Ports

In slave transmitter mode and master receiver mode, the maximum serial port frequency is  $f_{\text{PCLK}}/8$ . In master transmitter mode and slave receiver mode, the maximum serial port clock frequency is  $f_{\text{PCLK}}/4$ .

To determine whether communication is possible between two devices at clock speed,  $n$ , the following specifications must be confirmed: 1) frame sync delay and frame sync setup and hold, 2) data delay and data setup and hold, and 3) SCLK width.

Serial port signals (SCLK, FS, Data Channel A, Data Channel B) are routed to the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20–1 pins.

**Table 34. Serial Ports—External Clock**

| Parameter                                                                                                                           | 88-Lead LFCSP Package             |     | All Other Packages                |     | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------|-----|-----------------------------------|-----|------|
|                                                                                                                                     | Min                               | Max | Min                               | Max |      |
| Timing Requirements                                                                                                                 |                                   |     |                                   |     |      |
| t <sub>SFSE</sub> <sup>1</sup> Frame Sync Setup Before SCLK<br>(Externally Generated Frame Sync in Either Transmit or Receive Mode) | 4                                 |     | 2.5                               |     | ns   |
| t <sub>HFSE</sub> <sup>1</sup> Frame Sync Hold After SCLK<br>(Externally Generated Frame Sync in Either Transmit or Receive Mode)   | 4                                 |     | 2.5                               |     | ns   |
| t <sub>SDRE</sub> <sup>1</sup> Receive Data Setup Before Receive SCLK                                                               | 4                                 |     | 2.5                               |     | ns   |
| t <sub>HDRE</sub> <sup>1</sup> Receive Data Hold After SCLK                                                                         | 4                                 |     | 2.5                               |     | ns   |
| t <sub>SCLKW</sub> SCLK Width                                                                                                       | (t <sub>PCLK</sub> × 4) ÷ 2 – 1.5 |     | (t <sub>PCLK</sub> × 4) ÷ 2 – 1.5 |     | ns   |
| t <sub>SCLK</sub> SCLK Period                                                                                                       | t <sub>PCLK</sub> × 4             |     | t <sub>PCLK</sub> × 4             |     | ns   |
| Switching Characteristics                                                                                                           |                                   |     |                                   |     |      |
| t <sub>DFSE</sub> <sup>2</sup> Frame Sync Delay After SCLK<br>(Internally Generated Frame Sync in Either Transmit or Receive Mode)  |                                   | 15  |                                   | 15  | ns   |
| t <sub>HOFSE</sub> <sup>2</sup> Frame Sync Hold After SCLK<br>(Internally Generated Frame Sync in Either Transmit or Receive Mode)  | 2                                 |     | 2                                 |     | ns   |
| t <sub>DDTE</sub> <sup>2</sup> Transmit Data Delay After Transmit SCLK                                                              |                                   | 15  |                                   | 15  | ns   |
| t <sub>HDTE</sub> <sup>2</sup> Transmit Data Hold After Transmit SCLK                                                               | 2                                 |     | 2                                 |     | ns   |

<sup>1</sup> Referenced to sample edge.

<sup>2</sup> Referenced to drive edge.

# ADSP-21477/ADSP-21478/ADSP-21479

## S/PDIF Transmitter Input Data Timing

The timing requirements for the S/PDIF transmitter are given in Table 47. Input signals are routed to the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20–1 pins.

**Table 47. S/PDIF Transmitter Input Data Timing**

| Parameter                       |                                                  | 88-Lead LFCSP Package |     | All Other Packages |     | Unit |
|---------------------------------|--------------------------------------------------|-----------------------|-----|--------------------|-----|------|
|                                 |                                                  | Min                   | Max | Min                | Max |      |
| Timing Requirements             |                                                  |                       |     |                    |     |      |
| t <sub>SIFS</sub> <sup>1</sup>  | Frame Sync Setup Before Serial Clock Rising Edge | 4.5                   |     | 3                  |     | ns   |
| t <sub>SIHFS</sub> <sup>1</sup> | Frame Sync Hold After Serial Clock Rising Edge   | 3                     |     | 3                  |     | ns   |
| t <sub>SISD</sub> <sup>1</sup>  | Data Setup Before Serial Clock Rising Edge       | 4.5                   |     | 3                  |     | ns   |
| t <sub>SIHD</sub> <sup>1</sup>  | Data Hold After Serial Clock Rising Edge         | 3                     |     | 3                  |     | ns   |
| t <sub>SITXCLKW</sub>           | Transmit Clock Width                             | 9                     |     | 9                  |     | ns   |
| t <sub>SITXCLK</sub>            | Transmit Clock Period                            | 20                    |     | 20                 |     | ns   |
| t <sub>SISCLKW</sub>            | Clock Width                                      | 36                    |     | 36                 |     | ns   |
| t <sub>SISCLK</sub>             | Clock Period                                     | 80                    |     | 80                 |     | ns   |

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 34. S/PDIF Transmitter Input Timing

## Oversampling Clock (TxCLK) Switching Characteristics

The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the internal biphase clock.

**Table 48. Oversampling Clock (TxCLK) Switching Characteristics**

| Parameter                                     | Max                                                                     | Unit |
|-----------------------------------------------|-------------------------------------------------------------------------|------|
| Frequency for TxCLK = $384 \times$ Frame Sync | $\text{Oversampling Ratio} \times \text{Frame Sync} \leq 1/t_{SITXCLK}$ | MHz  |
| Frequency for TxCLK = $256 \times$ Frame Sync | 49.2                                                                    | MHz  |
| Frame Rate (FS)                               | 192.0                                                                   | kHz  |






Figure 38. MLB Timing (3-Pin Interface)

Table 53. MLB Interface, 5-Pin Specifications

| Parameter                                                   | Min | Typ | Max | Unit   |
|-------------------------------------------------------------|-----|-----|-----|--------|
| <b>5-Pin Characteristics</b>                                |     |     |     |        |
| $t_{MLBCLK}$ MLB Clock Period                               |     | 40  |     | ns     |
| 512 FS                                                      |     | 81  |     | ns     |
| $t_{MCKL}$ MLBCLK Low Time                                  |     |     |     |        |
| 512 FS                                                      | 15  |     |     | ns     |
| 256 FS                                                      | 30  |     |     | ns     |
| $t_{MCKH}$ MLBCLK High Time                                 |     |     |     |        |
| 512 FS                                                      | 15  |     |     | ns     |
| 256 FS                                                      | 30  |     |     | ns     |
| $t_{MCKR}$ MLBCLK Rise Time ( $V_{IL}$ to $V_{IH}$ )        |     |     | 6   | ns     |
| $t_{MCKF}$ MLBCLK Fall Time ( $V_{IH}$ to $V_{IL}$ )        |     |     | 6   | ns     |
| $t_{MPWV}$ <sup>1</sup> MLBCLK Pulse Width Variation        |     |     | 2   | ns p-p |
| $t_{DSMCF}$ <sup>2</sup> DAT/SIG Input Setup Time           | 3   |     |     | ns     |
| $t_{DHMCf}$ DAT/SIG Input Hold Time                         | 5   |     |     | ns     |
| $t_{MCDRV}$ DS/DO Output Data Delay From MLBCLK Rising Edge |     |     | 8   | ns     |
| $t_{MCRDL}$ <sup>3</sup> DO/SO Low From MLBCLK High         |     |     |     |        |
| 512 FS                                                      |     |     | 10  | ns     |
| 256 FS                                                      |     |     | 20  | ns     |
| $C_{mlb}$ DS/DO Pin Load                                    |     |     | 40  | pf     |

<sup>1</sup> Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (p-p).

<sup>2</sup> Gate delays due to OR'ing logic on the pins must be accounted for.

<sup>3</sup> When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.




Figure 39. MLB Timing (5-Pin Interface)




Figure 40. MLB 3-Pin and 5-Pin MLBCLK Pulse Width Variation Timing

Figure 53 shows the top view of the 88-lead LFCSP\_VQ pin configuration. Figure 54 shows the bottom view.




Figure 53. 88-Lead LFCSP\_VQ Lead Configuration (Top View)




Figure 54. 88-Lead LFCSP\_VQ Lead Configuration (Bottom View)

# ADSP-21477/ADSP-21478/ADSP-21479

## 100-LQFP\_EP LEAD ASSIGNMENT

Table 62 lists the 100-Lead LQFP\_EP lead names.

Table 62. 100-Lead LQFP\_EP Lead Assignments (Numerical by Lead Number)


| Lead Name           | Lead No. | Lead Name           | Lead No. | Lead Name           | Lead No. | Lead Name           | Lead No. |
|---------------------|----------|---------------------|----------|---------------------|----------|---------------------|----------|
| V <sub>DD_INT</sub> | 1        | V <sub>DD_EXT</sub> | 26       | DAI_P10             | 51       | V <sub>DD_INT</sub> | 76       |
| CLK_CFG1            | 2        | DPI_P08             | 27       | V <sub>DD_INT</sub> | 52       | FLAG0               | 77       |
| BOOT_CFG0           | 3        | DPI_P07             | 28       | V <sub>DD_EXT</sub> | 53       | V <sub>DD_INT</sub> | 78       |
| V <sub>DD_EXT</sub> | 4        | V <sub>DD_INT</sub> | 29       | DAI_P20             | 54       | V <sub>DD_INT</sub> | 79       |
| V <sub>DD_INT</sub> | 5        | DPI_P09             | 30       | V <sub>DD_INT</sub> | 55       | FLAG1               | 80       |
| BOOT_CFG1           | 6        | DPI_P10             | 31       | DAI_P08             | 56       | FLAG2               | 81       |
| GND                 | 7        | DPI_P11             | 32       | DAI_P04             | 57       | FLAG3               | 82       |
| NC                  | 8        | DPI_P12             | 33       | DAI_P14             | 58       | MLBCLK              | 83       |
| NC                  | 9        | DPI_P13             | 34       | DAI_P18             | 59       | MLBDAT              | 84       |
| CLK_CFG0            | 10       | DAI_P03             | 35       | DAI_P17             | 60       | MLBDO               | 85       |
| V <sub>DD_INT</sub> | 11       | DPI_P14             | 36       | DAI_P16             | 61       | V <sub>DD_EXT</sub> | 86       |
| CLKIN               | 12       | V <sub>DD_INT</sub> | 37       | DAI_P15             | 62       | MLBSIG              | 87       |
| XTAL                | 13       | V <sub>DD_INT</sub> | 38       | DAI_P12             | 63       | V <sub>DD_INT</sub> | 88       |
| V <sub>DD_EXT</sub> | 14       | V <sub>DD_INT</sub> | 39       | V <sub>DD_INT</sub> | 64       | MLBSO               | 89       |
| V <sub>DD_INT</sub> | 15       | DAI_P13             | 40       | DAI_P11             | 65       | TRST                | 90       |
| V <sub>DD_INT</sub> | 16       | DAI_P07             | 41       | V <sub>DD_INT</sub> | 66       | EMU                 | 91       |
| RESETOUT/RUNRSTIN   | 17       | DAI_P19             | 42       | V <sub>DD_INT</sub> | 67       | TDO                 | 92       |
| V <sub>DD_INT</sub> | 18       | DAI_P01             | 43       | GND                 | 68       | V <sub>DD_EXT</sub> | 93       |
| DPI_P01             | 19       | DAI_P02             | 44       | THD_M               | 69       | V <sub>DD_INT</sub> | 94       |
| DPI_P02             | 20       | V <sub>DD_INT</sub> | 45       | THD_P               | 70       | TDI                 | 95       |
| DPI_P03             | 21       | V <sub>DD_EXT</sub> | 46       | V <sub>DD_THD</sub> | 71       | TCK                 | 96       |
| V <sub>DD_INT</sub> | 22       | V <sub>DD_INT</sub> | 47       | V <sub>DD_INT</sub> | 72       | V <sub>DD_INT</sub> | 97       |
| DPI_P05             | 23       | DAI_P06             | 48       | V <sub>DD_INT</sub> | 73       | RESET               | 98       |
| DPI_P04             | 24       | DAI_P05             | 49       | V <sub>DD_INT</sub> | 74       | TMS                 | 99       |
| DPI_P06             | 25       | DAI_P09             | 50       | V <sub>DD_INT</sub> | 75       | V <sub>DD_INT</sub> | 100      |
|                     |          |                     |          |                     |          | GND                 | 101*     |

\* Lead no. 101 is the GND supply (see Figure 55 and Figure 56) for the processor; this pad must be **robustly** connected to GND.

MLB pins (pins 83, 84, 85, 87, and 89) are available for automotive models only. For non-automotive models, these pins should be connected to ground (GND).

## OUTLINE DIMENSIONS

The processors are available in 88-lead LFCSP\_VQ, 100-lead LQFP\_EP and 196-ball CSP\_BGA RoHS compliant packages. For package assignment by model, see [Ordering Guide](#).



\*COMPLIANT TO JEDEC STANDARDS MO-220-VRRD  
EXCEPT FOR MINIMUM THICKNESS AND LEAD COUNT.

Figure 57. 88-Lead Lead Frame Chip Scale Package [LFCSP\_VQ]<sup>1</sup>  
(CP-88-5)

Dimensions Shown in Millimeters

<sup>1</sup> For information relating to the exposed pad on the CP-88-5 package, see the table endnote on [Page 68](#).

# ADSP-21477/ADSP-21478/ADSP-21479

## ORDERING GUIDE

| Model <sup>1</sup> | Temperature Range <sup>2</sup> | On-Chip SRAM | Processor Instruction Rate (Max) | Package Description | Package Option |
|--------------------|--------------------------------|--------------|----------------------------------|---------------------|----------------|
| ADSP-21477KCPZ-1A  | 0°C to +70°C                   | 2M Bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |
| ADSP-21477KSWZ-1A  | 0°C to +70°C                   | 2M Bits      | 200 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |
| ADSP-21477BCPZ-1A  | −40°C to +85°C                 | 2M Bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |
| ADSP-21478KCPZ-1A  | 0°C to +70°C                   | 3M Bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |
| ADSP-21478BCPZ-1A  | −40°C to +85°C                 | 3M Bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |
| ADSP-21478BBCZ-2A  | −40°C to +85°C                 | 3M Bits      | 266 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21478BSWZ-2A  | −40°C to +85°C                 | 3M Bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |
| ADSP-21478KBCZ-1A  | 0°C to +70°C                   | 3M Bits      | 200 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21478KBCZ-2A  | 0°C to +70°C                   | 3M Bits      | 266 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21478KBCZ-3A  | 0°C to +70°C                   | 3M Bits      | 300 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21478KSWZ-1A  | 0°C to +70°C                   | 3M Bits      | 200 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |
| ADSP-21478KSWZ-2A  | 0°C to +70°C                   | 3M Bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |
| ADSP-21479KCPZ-1A  | 0°C to +70°C                   | 5M Bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |
| ADSP-21479BCPZ-1A  | −40°C to +85°C                 | 5M Bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |
| ADSP-21479BBCZ-2A  | −40°C to +85°C                 | 5M Bits      | 266 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21479BSWZ-2A  | −40°C to +85°C                 | 5M Bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |
| ADSP-21479KBCZ-1A  | 0°C to +70°C                   | 5M Bits      | 200 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21479KBCZ-2A  | 0°C to +70°C                   | 5M Bits      | 266 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21479KBCZ-3A  | 0°C to +70°C                   | 5M Bits      | 300 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |
| ADSP-21479KSWZ-1A  | 0°C to +70°C                   | 5M Bits      | 200 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |
| ADSP-21479KSWZ-2A  | 0°C to +70°C                   | 5M Bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |

<sup>1</sup> Z =RoHS compliant part.

<sup>2</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see [Operating Conditions](#) for junction temperature (T<sub>j</sub>) specification, which is the only temperature specification.