

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Type                    | Floating Point  |
| Interface               | DAI, DPI, EBI/EMI, I <sup>2</sup> C, SPI, SPORT, UART/USART   |
| Clock Rate              | 200MHz  |
| Non-Volatile Memory     | ROM (4Mbit)   |
| On-Chip RAM             | 5Mbit   |
| Voltage - I/O           | 3.30V   |
| Voltage - Core          | 1.20V   |
| Operating Temperature   | 0°C ~ 70°C (TA)   |
| Mounting Type           | Surface Mount   |
| Package / Case          | 88-VFQFN Exposed Pad, CSP   |
| Supplier Device Package | 88-LFCSP-VQ (12x12)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/analog-devices/adsp-21479kcpz-1a">https://www.e-xfl.com/product-detail/analog-devices/adsp-21479kcpz-1a</a> |

## External Memory

The external memory interface supports access to the external memory through core and DMA accesses. The external memory address space is divided into four banks. Any bank can be programmed as either asynchronous or synchronous memory. The external ports are comprised of the following modules.

- An AMI which communicates with SRAM, FLASH, and other devices that meet the standard asynchronous SRAM access protocol. The AMI supports 6M words of external memory in Bank 0 and 8M words of external memory in Bank 1, Bank 2, and Bank 3.
- An SDRAM controller that supports a glueless interface with any of the standard SDRAMs. The SDC supports 62M words of external memory in Bank 0, and 64M words of external memory in Bank 1, Bank 2, and Bank 3.
- Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

## External Port

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 196-ball CSP\_BGA, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types. Non-SDRAM external memory address space is shown in [Table 6](#).

**Table 6. External Memory for Non-SDRAM Addresses**

| Bank   | Size in Words | Address Range           |
|--------|---------------|-------------------------|
| Bank 0 | 6M            | 0x0020 0000–0x007F FFFF |
| Bank 1 | 8M            | 0x0400 0000–0x047F FFFF |
| Bank 2 | 8M            | 0x0800 0000–0x087F FFFF |
| Bank 3 | 8M            | 0x0C00 0000–0x0C7F FFFF |

## SIMD Access to External Memory

The SDRAM controller supports SIMD access on the 64-bit external port data bus (EPD) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This improves performance since there is no need to explicitly load the complementary registers (as in SISD mode).

## VISA and ISA Access to External Memory

The SDRAM controller supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported.

Note that code execution is only supported from Bank 0 regardless of VISA/ISA. [Table 7](#) shows the address ranges for instruction fetch in each mode.

**Table 7. External Bank 0 Instruction Fetch**

| Access Type | Size in Words | Address Range           |
|-------------|---------------|-------------------------|
| ISA (NW)    | 4M            | 0x0020 0000–0x005F FFFF |
| VISA (SW)   | 10M           | 0x0060 0000–0x00FF FFFF |

## SDRAM Controller

The SDRAM controller, available on the ADSP-2147x in the 196-ball CSP\_BGA package, provides an interface of up to four separate banks of industry-standard SDRAM devices or DIMMs, at speeds up to  $f_{SDCLK}$ . Fully compliant with the SDRAM standard, each bank has its own memory select line ( $\overline{MS0}$ – $\overline{MS3}$ ), and can be configured to contain between 4 Mbytes and 256 Mbytes of memory. SDRAM external memory address space is shown in [Table 8](#).

**Table 8. External Memory for SDRAM Addresses**

| Bank   | Size in Words | Address Range           |
|--------|---------------|-------------------------|
| Bank 0 | 62M           | 0x0020 0000–0x03FF FFFF |
| Bank 1 | 64M           | 0x0400 0000–0x07FF FFFF |
| Bank 2 | 64M           | 0x0800 0000–0x0BFF FFFF |
| Bank 3 | 64M           | 0x0C00 0000–0x0FFF FFFF |

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. The SDRAM and the AMI interface do not support 32-bit wide devices.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

## Asynchronous Memory Controller

The asynchronous memory controller, available on the ADSP-2147x in the 196-ball CSP\_BGA package, provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and Banks 1, 2, and 3

# ADSP-21477/ADSP-21478/ADSP-21479

Table 12. Pin List, Power and Ground

| Name                | Type | Description  |
|---------------------|------|--|
| V <sub>DD_INT</sub> | P    | <b>Internal Power Supply.</b>  |
| V <sub>DD_EXT</sub> | P    | <b>I/O Power Supply.</b>   |
| V <sub>DD_RTC</sub> | P    | <b>Real-Time Clock Power Supply.</b> When RTC is not used, this pin should be connected to V <sub>DD_EXT</sub> . |
| GND <sup>1</sup>    | G    | <b>Ground.</b>   |
| V <sub>DD_THD</sub> | P    | <b>Thermal Diode Power Supply.</b> When not used, this pin can be left floating.                                 |

<sup>1</sup>The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be *robustly* connected to the GND plane in the PCB for best electrical and thermal performance. See also [88-LFCSP\\_VQ Lead Assignment](#) and [100-LQFP\\_EP Lead Assignment](#).

## SPECIFICATIONS

For information about product specifications, contact your Analog Devices, Inc. representative.

### OPERATING CONDITIONS

| Parameter <sup>1</sup>             | Description   | 200 MHz |                     |                   | 266 MHz |                     |      | 300 MHz |                     |      | Unit |
|------------------------------------|---|---------|---------------------|-------------------|---------|---------------------|------|---------|---------------------|------|------|
|                                    |   | Min     | Nom                 | Max               | Min     | Nom                 | Max  | Min     | Nom                 | Max  |      |
| V <sub>DD_INT</sub>                | Internal (Core) Supply Voltage  | 1.14    | 1.2                 | 1.26              | 1.14    | 1.2                 | 1.26 | 1.25    | 1.3                 | 1.35 | V    |
| V <sub>DD_EXT</sub>                | External (I/O) Supply Voltage   | 3.13    | 3.3                 | 3.47              | 3.13    | 3.3                 | 3.47 | 3.13    | 3.3                 | 3.47 | V    |
| V <sub>DD_THD</sub>                | Thermal Diode Supply Voltage  | 3.13    | 3.3                 | 3.47              | 3.13    | 3.3                 | 3.47 | 3.13    | 3.3                 | 3.47 | V    |
| V <sub>DD_RTC</sub>                | Real-Time Clock Power Supply Voltage  | 2.0     | 3.0                 | 3.6               | 2.0     | 3.0                 | 3.6  | 2.0     | 3.0                 | 3.6  | V    |
| V <sub>IH</sub> <sup>2</sup>       | High Level Input Voltage @ V <sub>DD_EXT</sub> = Max  | 2.0     |                     |                   | 2.0     |                     |      | 2.0     |                     |      | V    |
| V <sub>IL</sub> <sup>3</sup>       | Low Level Input Voltage @ V <sub>DD_EXT</sub> = Min   |         |                     | 0.8               |         |                     | 0.8  |         |                     | 0.8  | V    |
| V <sub>IH_CLKIN</sub> <sup>3</sup> | High Level Input Voltage @ V <sub>DD_EXT</sub> = Max  | 2.2     | V <sub>DD_EXT</sub> |                   | 2.2     | V <sub>DD_EXT</sub> |      | 2.2     | V <sub>DD_EXT</sub> |      | V    |
| V <sub>IL_CLKIN</sub>              | Low Level Input Voltage @ V <sub>DD_EXT</sub> = Max   | −0.3    |                     | +0.8              | −0.3    |                     | +0.8 | −0.3    |                     | +0.8 | V    |
| T <sub>J</sub>                     | Junction Temperature 88-Lead LFCSP_VQ @<br>T <sub>AMBIENT</sub> 0°C to +70°C                          | 0       |                     | 105               | N/A     |                     | N/A  | N/A     |                     | N/A  | °C   |
| T <sub>J</sub>                     | Junction Temperature 88-Lead LFCSP_VQ @<br>T <sub>AMBIENT</sub> −40°C to +85°C                        | −40     |                     | +115              | N/A     |                     | N/A  | N/A     |                     | N/A  | °C   |
| T <sub>J</sub>                     | Junction Temperature 100-Lead LQFP_EP @<br>T <sub>AMBIENT</sub> 0°C to +70°C                          | 0       |                     | 105               | 0       |                     | 105  | N/A     |                     | N/A  | °C   |
| T <sub>J</sub>                     | Junction Temperature 100-Lead LQFP_EP @<br>T <sub>AMBIENT</sub> −40°C to +85°C                        | N/A     |                     | N/A               | −40     |                     | +125 | N/A     |                     | N/A  | °C   |
| T <sub>J</sub> <sup>4</sup>        | Junction Temperature 196-Ball CSP_BGA @<br>T <sub>AMBIENT</sub> 0°C to +70°C                          | N/A     |                     | N/A               | 0       |                     | 105  | 0       |                     | 100  | °C   |
| T <sub>J</sub>                     | Junction Temperature 196-Ball CSP_BGA @<br>T <sub>AMBIENT</sub> −40°C to +85°C                        | N/A     |                     | N/A               | −40     |                     | +125 | N/A     |                     | N/A  | °C   |
| AUTOMOTIVE USE ONLY                |   |         |                     |                   |         |                     |      |         |                     |      |      |
| T <sub>J</sub>                     | Junction Temperature 88-Lead LFCSP_VQ @<br>T <sub>AMBIENT</sub> −40°C to +105°C<br>(Automotive Grade) | −40     |                     | +125 <sup>5</sup> | N/A     |                     | N/A  | N/A     |                     | N/A  | °C   |
| T <sub>J</sub>                     | Junction Temperature 100-Lead LQFP_EP @<br>T <sub>AMBIENT</sub> −40°C to +105°C<br>(Automotive Grade) | −40     |                     | +125 <sup>5</sup> | −40     |                     | +125 | N/A     |                     | N/A  | °C   |
| T <sub>J</sub> <sup>4</sup>        | Junction Temperature 196-Ball CSP_BGA @<br>T <sub>AMBIENT</sub> −40°C to +105°C<br>(Automotive Grade) | −40     |                     | +125 <sup>5</sup> | N/A     |                     | N/A  | N/A     |                     | N/A  | °C   |

<sup>1</sup> Specifications subject to change without notice.

<sup>2</sup> Applies to input and bidirectional pins: ADDR23–0, DATA15–0, FLAG3–0, DAI\_Px, DPL\_Px, BOOT\_CFGx, CLK\_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, SDA10, AMI\_ACK, MLBCLK, MLBDAT, MLBSIG.

<sup>3</sup> Applies to input pin CLKIN, WDT\_CLKIN.

<sup>4</sup> Real Time Clock (RTC) is supported only for products in the BGA package with a temperature range of 0°C to +70°C. For the status of unused RTC pins please see [Table 11](#).

<sup>5</sup> Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information.

## TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See [Figure 49](#) under [Test Conditions](#) for voltage reference levels.

*Switching Characteristics* specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

*Timing Requirements* apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

### Core Clock Requirements

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, and serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see [Figure 5](#)). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.

### Voltage Controlled Oscillator (VCO)

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds  $f_{VCO}$  specified in [Table 20](#).

- The product of CLKIN and PLLM must never exceed 1/2 of  $f_{VCO}$  (max) in [Table 20](#) if the input divider is not enabled (INDIV = 0).
- The product of CLKIN and PLLM must never exceed  $f_{VCO}$  (max) in [Table 20](#) if the input divider is enabled (INDIV = 1).

The VCO frequency is calculated as follows:

$$f_{VCO} = 2 \times PLLM \times f_{INPUT}$$

$$f_{CLK} = (2 \times PLLM \times f_{INPUT}) \div PLLD$$

where:

$f_{VCO}$  = VCO output

PLLM = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK\_CFG pins in hardware.

PLLD = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

$f_{INPUT}$  is the input frequency to the PLL.

$f_{INPUT}$  = CLKIN when the input divider is disabled, or CLKIN ÷ 2 when the input divider is enabled.

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in [Table 20](#). All of the timing specifications for the peripherals are defined in relation to  $t_{PCLK}$ . See the peripheral specific section for each peripheral's timing information.

**Table 18. Clock Periods**

| Timing Requirements | Description                                    |
|---------------------|--|
| $t_{CK}$            | CLKIN Clock Period                             |
| $t_{CCLK}$          | Processor Core Clock Period                    |
| $t_{PCLK}$          | Peripheral Clock Period = $2 \times t_{CCLK}$  |
| $t_{SDCLK}$         | SDRAM Clock Period = $(t_{CCLK}) \times SDCKR$ |

[Figure 5](#) shows core to CLKIN relationships with an external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the *ADSP-214xx SHARC Processor Hardware Reference*.

# ADSP-21477/ADSP-21478/ADSP-21479




Figure 5. Core Clock and System Clock Relationship to CLKIN

## Power-Up Sequencing

The timing requirements for processor startup are given in Table 19. While no specific power-up sequencing is required between  $V_{DD\_EXT}$  and  $V_{DD\_INT}$ , there are some considerations that the system designs should take into account.

- No power supply should be powered up for an extended period of time ( $>200$  ms) before another supply starts to ramp up.

- If the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , any pin, such as  $\overline{RESETOUT}$  and  $\overline{RESET}$ , may actually drive momentarily until the  $V_{DD\_INT}$  rail has powered up. Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , a leakage current of the order of three-state leakage current pull-up, pull-down, may be observed on any pin, even if that is an input only (for example, the  $\overline{RESET}$  pin), until the  $V_{DD\_INT}$  rail has powered up.

**Table 19. Power-Up Sequencing Timing Requirements (Processor Startup)**

| Parameter                       |   | Min  | Max  | Unit    |
|---------------------------------|---|--|------|---------|
| <i>Timing Requirements</i>      |   |  |      |         |
| $t_{RSTVDD}$                    | $\overline{RESET}$ Low Before $V_{DD\_EXT}$ or $V_{DD\_INT}$ On | 0  |      | ms      |
| $t_{IVDDEVDD}$                  | $V_{DD\_INT}$ On Before $V_{DD\_EXT}$                           | -200   | +200 | ms      |
| $t_{CLKVDD}^1$                  | CLKIN Valid After $V_{DD\_INT}$ and $V_{DD\_EXT}$ Valid         | 0  | 200  | ms      |
| $t_{CLKRST}$                    | CLKIN Valid Before $\overline{RESET}$ Deasserted                | $10^2$   |      | $\mu$ s |
| $t_{PLLRST}$                    | PLL Control Setup Before $\overline{RESET}$ Deasserted          | $20^3$   |      | $\mu$ s |
| <i>Switching Characteristic</i> |   |  |      |         |
| $t_{CORERST}$                   | Core Reset Deasserted After $\overline{RESET}$ Deasserted       | $4096 \times t_{CK} + 2 \times t_{CCLK}^{4,5}$ |      |         |

<sup>1</sup> Valid  $V_{DD\_INT}$  and  $V_{DD\_EXT}$  assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

<sup>2</sup> Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

<sup>3</sup> Based on CLKIN cycles.

<sup>4</sup> Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for  $\overline{RESET}$  to be held low in order to properly initialize and propagate default states at all I/O pins.

<sup>5</sup> The 4096 cycle count depends on  $t_{SRST}$  specification in Table 21. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.




Figure 6. Power-Up Sequencing

## Core Timer

The following timing specification applies to FLAG3 when it is configured as the core timer (TMREXP).

**Table 24. Core Timer**

| Parameter                       | 88-Lead LFCSP Package      |     | All Other Packages        |     | Unit |
|---------------------------------|----------------------------|-----|---------------------------|-----|------|
|                                 | Min                        | Max | Min                       | Max |      |
| <i>Switching Characteristic</i> |                            |     |                           |     |      |
| $t_{WCTIM}$ TMREXP Pulse Width  | $4 \times t_{PCLK} - 1.55$ |     | $4 \times t_{PCLK} - 1.2$ |     | ns   |



Figure 12. Core Timer

## Timer PWM\_OUT Cycle Timing

The following timing specification applies to timer0 and timer1 in PWM\_OUT (pulse-width modulation) mode. Timer signals are routed to the DPI\_P14–1 pins through the DPI SRU. Therefore, the timing specifications provided below are valid at the DPI\_P14–1 pins.

**Table 25. Timer PWM\_OUT Timing**

| Parameter                           | 88-Lead LFCSP Package      |   | All Other Packages        |   | Unit |
|-------------------------------------|----------------------------|---|---------------------------|---|------|
|                                     | Min                        | Max                                     | Min                       | Max                                     |      |
| <i>Switching Characteristic</i>     |                            |   |                           |   |      |
| $t_{PWMO}$ Timer Pulse Width Output | $2 \times t_{PCLK} - 1.65$ | $2 \times (2^{31} - 1) \times t_{PCLK}$ | $2 \times t_{PCLK} - 1.2$ | $2 \times (2^{31} - 1) \times t_{PCLK}$ | ns   |




Figure 13. Timer PWM\_OUT Timing



## AMI Read

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI\_ACK, ADDR, DATA,  $\overline{\text{AMI\_RD}}$ ,  $\overline{\text{AMI\_WR}}$ , and strobe timing parameters only apply to asynchronous access mode.

**Table 32. AMI Read**

| Parameter  | Min                           | Max                           | Unit |
|--|-------------------------------|-------------------------------|------|
| <i>Timing Requirements</i>   |                               |                               |      |
| $t_{\text{DAD}}^{1,2,3}$ Address Selects Delay to Data Valid                         |                               | $W + t_{\text{SDCLK}} - 6.32$ | ns   |
| $t_{\text{DRLD}}^{1,3}$ $\overline{\text{AMI\_RD}}$ Low to Data Valid                |                               | $W - 3$                       | ns   |
| $t_{\text{SDS}}^{4,5}$ Data Setup to $\overline{\text{AMI\_RD}}$ High                | 2.6                           |                               | ns   |
| $t_{\text{HDRH}}$ Data Hold from $\overline{\text{AMI\_RD}}$ High                    | 0.4                           |                               | ns   |
| $t_{\text{DAAK}}^{2,6}$ AMI_ACK Delay from Address Selects                           |                               | $t_{\text{SDCLK}} - 10 + W$   | ns   |
| $t_{\text{DSAK}}^4$ AMI_ACK Delay from $\overline{\text{AMI\_RD}}$ Low               |                               | $W - 7.0$                     | ns   |
| <i>Switching Characteristics</i>   |                               |                               |      |
| $t_{\text{DRHA}}$ Address Selects Hold After $\overline{\text{AMI\_RD}}$ High        | RHC + 0.38                    |                               | ns   |
| $t_{\text{DARL}}^2$ Address Selects to $\overline{\text{AMI\_RD}}$ Low               | $t_{\text{SDCLK}} - 5$        |                               | ns   |
| $t_{\text{RW}}$ $\overline{\text{AMI\_RD}}$ Pulse Width                              | $W - 1.4$                     |                               | ns   |
| $t_{\text{RWR}}$ $\overline{\text{AMI\_RD}}$ High to $\overline{\text{AMI\_RD}}$ Low | $HI + t_{\text{SDCLK}} - 1.2$ |                               | ns   |

$W = (\text{number of wait states specified in AMICTLx register}) \times t_{\text{SDCLK}}$

$\text{RHC} = (\text{number of Read Hold Cycles specified in AMICTLx register}) \times t_{\text{SDCLK}}$

Where  $\text{PREDIS} = 0$

$HI = \text{RHC}$  (if  $IC = 0$ ): Read to Read from same bank

$HI = \text{RHC} + t_{\text{SDCLK}}$  (if  $IC > 0$ ): Read to Read from same bank

$HI = \text{RHC} + IC$ : Read to Read from different bank

$HI = \text{RHC} + \text{Max}(IC, (4 \times t_{\text{SDCLK}}))$ : Read to Write from same or different bank

Where  $\text{PREDIS} = 1$

$HI = \text{RHC} + \text{Max}(IC, (4 \times t_{\text{SDCLK}}))$ : Read to Write from same or different bank

$HI = \text{RHC} + (3 \times t_{\text{SDCLK}})$ : Read to Read from same bank

$HI = \text{RHC} + \text{Max}(IC, (3 \times t_{\text{SDCLK}}))$ : Read to Read from different bank

$IC = (\text{number of idle cycles specified in AMICTLx register}) \times t_{\text{SDCLK}}$

$H = (\text{number of hold cycles specified in AMICTLx register}) \times t_{\text{SDCLK}}$

<sup>1</sup> Data delay/setup: System must meet  $t_{\text{DAD}}$ ,  $t_{\text{DRLD}}$ , or  $t_{\text{SDS}}$ .

<sup>2</sup> The falling edge of  $\overline{\text{AMI\_MSx}}$ , is referenced.

<sup>3</sup> The maximum limit of timing requirement values for  $t_{\text{DAD}}$  and  $t_{\text{DRLD}}$  parameters are applicable for the case where  $\overline{\text{AMI\_ACK}}$  is always high and when the ACK feature is not used.

<sup>4</sup> Note that timing for  $\overline{\text{AMI\_ACK}}$ , ADDR, DATA,  $\overline{\text{AMI\_RD}}$ ,  $\overline{\text{AMI\_WR}}$ , and strobe timing parameters only apply to asynchronous access mode.

<sup>5</sup> Data hold: User must meet  $t_{\text{HDRH}}$  in asynchronous access mode. See [Test Conditions](#) for the calculation of hold times given capacitive and dc loads.

<sup>6</sup>  $\overline{\text{AMI\_ACK}}$  delay/setup: User must meet  $t_{\text{daak}}$ , or  $t_{\text{dsak}}$  for deassertion of  $\overline{\text{AMI\_ACK}}$  (low).




Figure 20. AMI Read

# ADSP-21477/ADSP-21478/ADSP-21479

Table 35. Serial Ports—Internal Clock

| Parameter                       |  | 88-Lead LFCSP Package       |                             | All Other Packages          |                             | Unit |
|---------------------------------|--|-----------------------------|-----------------------------|-----------------------------|-----------------------------|------|
|                                 |  | Min                         | Max                         | Min                         | Max                         |      |
| Timing Requirements             |  |                             |                             |                             |                             |      |
| t <sub>SFSI</sub> <sup>1</sup>  | Frame Sync Setup Before SCLK<br>(Externally Generated Frame Sync in Either Transmit or Receive Mode) | 13                          |                             | 10.5                        |                             | ns   |
| t <sub>HFSI</sub> <sup>1</sup>  | Frame Sync Hold After SCLK<br>(Externally Generated Frame Sync in Either Transmit or Receive Mode)   | 2.5                         |                             | 2.5                         |                             | ns   |
| t <sub>SDRI</sub> <sup>1</sup>  | Receive Data Setup Before SCLK   | 13                          |                             | 10.5                        |                             | ns   |
| t <sub>HDRI</sub> <sup>1</sup>  | Receive Data Hold After SCLK   | 2.5                         |                             | 2.5                         |                             | ns   |
| Switching Characteristics       |  |                             |                             |                             |                             |      |
| t <sub>DFSI</sub> <sup>2</sup>  | Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit Mode)                       |                             | 5                           |                             | 5                           | ns   |
| t <sub>HOFSI</sub> <sup>2</sup> | Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit Mode)                        | −1.0                        |                             | −1.0                        |                             | ns   |
| t <sub>DFSIR</sub> <sup>2</sup> | Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive Mode)                        |                             | 10.7                        |                             | 10.7                        | ns   |
| t <sub>HOFIR</sub> <sup>2</sup> | Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive Mode)                         | −1.0                        |                             | −1.0                        |                             | ns   |
| t <sub>DDTI</sub> <sup>2</sup>  | Transmit Data Delay After SCLK   |                             | 4                           |                             | 4                           | ns   |
| t <sub>HDTI</sub> <sup>2</sup>  | Transmit Data Hold After SCLK  | −1.0                        |                             | −1.0                        |                             | ns   |
| t <sub>SCKLIW</sub>             | Transmit or Receive SCLK Width   | 2 × t <sub>PCLK</sub> − 1.5 | 2 × t <sub>PCLK</sub> + 1.5 | 2 × t <sub>PCLK</sub> − 1.5 | 2 × t <sub>PCLK</sub> + 1.5 | ns   |

<sup>1</sup> Referenced to the sample edge.


<sup>2</sup> Referenced to drive edge.

# ADSP-21477/ADSP-21478/ADSP-21479

**Table 36. Serial Ports—External Late Frame Sync**

| Parameter                         |  | 88-Lead LFCSP Package |                       | All Other Packages |      | Unit |
|-----------------------------------|--|-----------------------|-----------------------|--------------------|------|------|
|                                   |  | Min                   | Max                   | Min                | Max  |      |
| Switching Characteristics         |  |                       |                       |                    |      |      |
| t <sub>DDLFSSE</sub> <sup>1</sup> | Data Delay from Late External Transmit Frame Sync or External Receive Frame Sync with MCE = 1, MFD = 0 |                       | 2 × t <sub>PCLK</sub> |                    | 13.5 | ns   |
| t <sub>DDTENFS</sub> <sup>1</sup> | Data Enable for MCE = 1, MFD = 0   | 0.5                   |                       | 0.5                |      | ns   |

<sup>1</sup> The  $t_{DDLFSSE}$  and  $t_{DDTENFS}$  parameters apply to left-justified as well as DSP serial mode, and MCE = 1, MFD = 0.



*Figure 23. External Late Frame Sync<sup>1</sup>*

<sup>1</sup> This figure reflects changes made to support left-justified mode.

**Table 37. Serial Ports—Enable and Three-State**

| Parameter                       | 88-Lead LFCSP Package                    |     | All Other Packages |     | Unit |
|---------------------------------|--|-----|--------------------|-----|------|
|                                 | Min                                      | Max | Min                | Max |      |
| Switching Characteristics       |  |     |                    |     |      |
| t <sub>DDTEN</sub> <sup>1</sup> | Data Enable from External Transmit SCLK  | 2   | 2                  |     | ns   |
| t <sub>DDTE</sub> <sup>1</sup>  | Data Disable from External Transmit SCLK | 23  |                    | 20  | ns   |
| t <sub>DDTIN</sub> <sup>1</sup> | Data Enable from Internal Transmit SCLK  | –1  | –1                 |     | ns   |

<sup>1</sup> Referenced to drive edge.




Figure 24. Enable and Three-State

# ADSP-21477/ADSP-21478/ADSP-21479

## SPI Interface—Master

Both the primary and secondary SPIs are available through DPI only. The timing provided in Table 50 and Table 51 applies to both.

**Table 50. SPI Interface Protocol—Master Switching and Timing Specifications**

| Parameter                 |   | 88-Lead LFCSP Package     |     | All Other Packages          |     | Unit |
|---------------------------|---|---------------------------|-----|-----------------------------|-----|------|
|                           |   | Min                       | Max | Min                         | Max |      |
| Timing Requirements       |   |                           |     |                             |     |      |
| t <sub>SSPIDM</sub>       | Data Input Valid to SPICLK Edge (Data Input Setup Time) | 10                        |     | 8.6                         |     | ns   |
| t <sub>HSPIDM</sub>       | SPICLK Last Sampling Edge to Data Input Not Valid       | 2                         |     | 2                           |     | ns   |
| Switching Characteristics |   |                           |     |                             |     |      |
| t <sub>SPICLKM</sub>      | Serial Clock Cycle                                      | 8 × t <sub>PCLK</sub> – 2 |     | 8 × t <sub>PCLK</sub> – 2   |     | ns   |
| t <sub>SPICHM</sub>       | Serial Clock High Period                                | 4 × t <sub>PCLK</sub> – 2 |     | 4 × t <sub>PCLK</sub> – 2   |     | ns   |
| t <sub>SPICLM</sub>       | Serial Clock Low Period                                 | 4 × t <sub>PCLK</sub> – 2 |     | 4 × t <sub>PCLK</sub> – 2   |     | ns   |
| t <sub>DDSPIDM</sub>      | SPICLK Edge to Data Out Valid (Data Out Delay time)     |                           | 2.5 |                             | 2.5 |      |
| t <sub>HDSPIDM</sub>      | SPICLK Edge to Data Out Not Valid (Data Out Hold time)  | 4 × t <sub>PCLK</sub> – 2 |     | 4 × t <sub>PCLK</sub> – 2   |     | ns   |
| t <sub>SDSCIM</sub>       | DPI Pin (SPI Device Select) Low to First SPICLK Edge    | 4 × t <sub>PCLK</sub> – 2 |     | 4 × t <sub>PCLK</sub> – 2   |     | ns   |
| t <sub>HDSM</sub>         | Last SPICLK Edge to DPI Pin (SPI Device Select) High    | 4 × t <sub>PCLK</sub> – 2 |     | 4 × t <sub>PCLK</sub> – 2   |     | ns   |
| t <sub>SPITDM</sub>       | Sequential Transfer Delay                               | 4 × t <sub>PCLK</sub> – 2 |     | 4 × t <sub>PCLK</sub> – 1.4 |     | ns   |




Figure 36. SPI Master Timing




Figure 38. MLB Timing (3-Pin Interface)

Table 53. MLB Interface, 5-Pin Specifications

| Parameter   | Min | Typ | Max | Unit   |
|---|-----|-----|-----|--------|
| <b>5-Pin Characteristics</b>                                |     |     |     |        |
| $t_{MLBCLK}$ MLB Clock Period                               |     |     |     |        |
| 512 FS  |     | 40  |     | ns     |
| 256 FS  |     | 81  |     | ns     |
| $t_{MCKL}$ MLBCLK Low Time                                  |     |     |     |        |
| 512 FS  | 15  |     |     | ns     |
| 256 FS  | 30  |     |     | ns     |
| $t_{MCKH}$ MLBCLK High Time                                 |     |     |     |        |
| 512 FS  | 15  |     |     | ns     |
| 256 FS  | 30  |     |     | ns     |
| $t_{MCKR}$ MLBCLK Rise Time ( $V_{IL}$ to $V_{IH}$ )        |     |     | 6   | ns     |
| $t_{MCKF}$ MLBCLK Fall Time ( $V_{IH}$ to $V_{IL}$ )        |     |     | 6   | ns     |
| $t_{MPWV}$ <sup>1</sup> MLBCLK Pulse Width Variation        |     |     | 2   | ns p-p |
| $t_{DSMCF}$ <sup>2</sup> DAT/SIG Input Setup Time           | 3   |     |     | ns     |
| $t_{DHMCf}$ DAT/SIG Input Hold Time                         | 5   |     |     | ns     |
| $t_{MCDRV}$ DS/DO Output Data Delay From MLBCLK Rising Edge |     |     | 8   | ns     |
| $t_{MCRDL}$ <sup>3</sup> DO/SO Low From MLBCLK High         |     |     |     |        |
| 512 FS  |     |     | 10  | ns     |
| 256 FS  |     |     | 20  | ns     |
| $C_{mlb}$ DS/DO Pin Load                                    |     |     | 40  | pf     |

<sup>1</sup> Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (p-p).

<sup>2</sup> Gate delays due to OR'ing logic on the pins must be accounted for.

<sup>3</sup> When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.

# ADSP-21477/ADSP-21478/ADSP-21479

## Universal Asynchronous Receiver-Transmitter (UART) Ports—Receive and Transmit Timing

For information on the UART port receive and transmit operations, see the *ADSP-214xx SHARC Hardware Reference Manual*.

## 2-Wire Interface (TWI)—Receive and Transmit Timing

For information on the TWI receive and transmit operations, see the *ADSP-214xx SHARC Hardware Reference Manual*.

## JTAG Test Access Port and Emulation

Table 55. JTAG Test Access Port and Emulation

| Parameter                      | 88-Lead LFCSP Package               |     | All Other Packages      |                         | Unit |
|--------------------------------|-------------------------------------|-----|-------------------------|-------------------------|------|
|                                | Min                                 | Max | Min                     | Max                     |      |
| Timing Requirements            |                                     |     |                         |                         |      |
| t <sub>TCK</sub>               | TCK Period                          |     | 20                      |                         | ns   |
| t <sub>STAP</sub>              | TDI, TMS Setup Before TCK High      |     | 5                       |                         | ns   |
| t <sub>HTAP</sub>              | TDI, TMS Hold After TCK High        |     | 6                       |                         | ns   |
| t <sub>SSYS</sub> <sup>1</sup> | System Inputs Setup Before TCK High |     | 7                       |                         | ns   |
| t <sub>HSYS</sub> <sup>1</sup> | System Inputs Hold After TCK High   |     | 18                      |                         | ns   |
| t <sub>TRSTW</sub>             | TRST Pulse Width                    |     | 4 × t <sub>CK</sub>     |                         | ns   |
| Switching Characteristics      |                                     |     |                         |                         |      |
| t <sub>DTDO</sub>              | TDO Delay from TCK Low              |     |                         | 10.5                    | ns   |
| t <sub>DSYS</sub> <sup>2</sup> | System Outputs Delay After TCK Low  |     | t <sub>CK</sub> ÷ 2 + 7 | t <sub>CK</sub> ÷ 2 + 7 | ns   |

<sup>1</sup> System Inputs = DATA15–0, CLK\_CFG1–0,  $\overline{RESET}$ , BOOT\_CFG1–0, DAI\_Px, DPI\_Px, FLAG3–0, MLBCLK, MLBDAT, MLBSIG, SR\_SCLK,  $\overline{SR\_CLR}$ , SR\_SDI, and SR\_LAT.

<sup>2</sup> System Outputs = DAI\_Px, DPI\_Px, ADDR23–0,  $\overline{AMI\_RD}$ ,  $\overline{AMI\_WR}$ , FLAG3–0,  $\overline{SDRAS}$ ,  $\overline{SDCAS}$ ,  $\overline{SDWE}$ , SDCKE, SDA10, SDDQM, SDCLK, MLBDAT, MLBSIG, MLBDO, MLBSO, SR\_SDO, SR\_LDO, and EMU.




Figure 46. IEEE 1149.1 JTAG Test Access Port






Figure 51. Typical Output Rise/Fall Time (20% to 80%,  $V_{DD\_EXT} = Min$ )




Figure 52. Typical Output Delay or Hold vs. Load Capacitance (at Ambient Temperature)

## THERMAL CHARACTERISTICS

The processor is rated for performance over the temperature range specified in [Operating Conditions](#).

[Table 58](#) airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6 and the junction-to-board measurement complies with JESD51-8. Test board design complies with JEDEC standards JESD51-7 (PBGA). The junction-to-case measurement complies with MIL-STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = junction temperature ( $^{\circ}C$ )

$T_{CASE}$  = case temperature ( $^{\circ}C$ ) measured at the top center of the package

$\Psi_{JT}$  = junction-to-top (of package) characterization parameter is the typical value from [Table 58](#)

$P_D$  = power dissipation

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

$T_A$  = ambient temperature  $^{\circ}C$

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heatsink is required.

Note that the thermal characteristics values provided in [Table 58](#) are modeled values.

Table 57. Thermal Characteristics for 88-Lead LFCSP\_VQ

| Parameter      | Condition       | Typical | Unit          |
|----------------|-----------------|---------|---------------|
| $\theta_{JA}$  | Airflow = 0 m/s | 22.6    | $^{\circ}C/W$ |
| $\theta_{JMA}$ | Airflow = 1 m/s | 18.2    | $^{\circ}C/W$ |
| $\theta_{JMA}$ | Airflow = 2 m/s | 17.3    | $^{\circ}C/W$ |
| $\theta_{JC}$  |                 | 7.9     | $^{\circ}C/W$ |
| $\Psi_{JT}$    | Airflow = 0 m/s | 0.22    | $^{\circ}C/W$ |
| $\Psi_{JMT}$   | Airflow = 1 m/s | 0.36    | $^{\circ}C/W$ |
| $\Psi_{JMT}$   | Airflow = 2 m/s | 0.44    | $^{\circ}C/W$ |

Table 58. Thermal Characteristics for 100-Lead LQFP\_EP

| Parameter      | Condition       | Typical | Unit          |
|----------------|-----------------|---------|---------------|
| $\theta_{JA}$  | Airflow = 0 m/s | 18.1    | $^{\circ}C/W$ |
| $\theta_{JMA}$ | Airflow = 1 m/s | 15.5    | $^{\circ}C/W$ |
| $\theta_{JMA}$ | Airflow = 2 m/s | 14.6    | $^{\circ}C/W$ |
| $\theta_{JC}$  |                 | 2.4     | $^{\circ}C/W$ |
| $\Psi_{JT}$    | Airflow = 0 m/s | 0.22    | $^{\circ}C/W$ |
| $\Psi_{JMT}$   | Airflow = 1 m/s | 0.36    | $^{\circ}C/W$ |
| $\Psi_{JMT}$   | Airflow = 2 m/s | 0.50    | $^{\circ}C/W$ |

Table 59. Thermal Characteristics for 196-Ball CSP\_BGA

| Parameter      | Condition       | Typical | Unit          |
|----------------|-----------------|---------|---------------|
| $\theta_{JA}$  | Airflow = 0 m/s | 29.0    | $^{\circ}C/W$ |
| $\theta_{JMA}$ | Airflow = 1 m/s | 26.1    | $^{\circ}C/W$ |
| $\theta_{JMA}$ | Airflow = 2 m/s | 25.1    | $^{\circ}C/W$ |
| $\theta_{JC}$  |                 | 8.8     | $^{\circ}C/W$ |
| $\Psi_{JT}$    | Airflow = 0 m/s | 0.23    | $^{\circ}C/W$ |
| $\Psi_{JMT}$   | Airflow = 1 m/s | 0.42    | $^{\circ}C/W$ |
| $\Psi_{JMT}$   | Airflow = 2 m/s | 0.52    | $^{\circ}C/W$ |

# ADSP-21477/ADSP-21478/ADSP-21479

## 88-LFCSP\_VQ LEAD ASSIGNMENT

Table 61 lists the 88-Lead LFCSP\_VQ package lead names.

Table 61. 88-Lead LFCSP\_VQ Lead Assignments (Numerical by Lead Number)

| Lead Name           | Lead No. | Lead Name           | Lead No. | Lead Name           | Lead No. | Lead Name           | Lead No. |
|---------------------|----------|---------------------|----------|---------------------|----------|---------------------|----------|
| CLK_CFG1            | 1        | V <sub>DD_EXT</sub> | 23       | DAI_P10             | 45       | V <sub>DD_INT</sub> | 67       |
| BOOT_CFG0           | 2        | DPI_P08             | 24       | V <sub>DD_INT</sub> | 46       | FLAG0               | 68       |
| V <sub>DD_EXT</sub> | 3        | DPI_P07             | 25       | V <sub>DD_EXT</sub> | 47       | V <sub>DD_INT</sub> | 69       |
| V <sub>DD_INT</sub> | 4        | DPI_P09             | 26       | DAI_P20             | 48       | FLAG1               | 70       |
| BOOT_CFG1           | 5        | DPI_P10             | 27       | V <sub>DD_INT</sub> | 49       | FLAG2               | 71       |
| GND                 | 6        | DPI_P11             | 28       | DAI_P08             | 50       | FLAG3               | 72       |
| CLK_CFG0            | 7        | DPI_P12             | 29       | DAI_P04             | 51       | GND                 | 73       |
| V <sub>DD_INT</sub> | 8        | DPI_P13             | 30       | DAI_P14             | 52       | GND                 | 74       |
| CLKIN               | 9        | DAI_P03             | 31       | DAI_P18             | 53       | V <sub>DD_EXT</sub> | 75       |
| XTAL                | 10       | DPI_P14             | 32       | DAI_P17             | 54       | GND                 | 76       |
| V <sub>DD_EXT</sub> | 11       | V <sub>DD_INT</sub> | 33       | DAI_P16             | 55       | V <sub>DD_INT</sub> | 77       |
| V <sub>DD_INT</sub> | 12       | DAI_P13             | 34       | DAI_P15             | 56       | TRST                | 78       |
| V <sub>DD_INT</sub> | 13       | DAI_P07             | 35       | DAI_P12             | 57       | EMU                 | 79       |
| RESETOUT/RUNRSTIN   | 14       | DAI_P19             | 36       | DAI_P11             | 58       | TDO                 | 80       |
| V <sub>DD_INT</sub> | 15       | DAI_P01             | 37       | V <sub>DD_INT</sub> | 59       | V <sub>DD_EXT</sub> | 81       |
| DPI_P01             | 16       | DAI_P02             | 38       | GND                 | 60       | V <sub>DD_INT</sub> | 82       |
| DPI_P02             | 17       | V <sub>DD_INT</sub> | 39       | THD_M               | 61       | TDI                 | 83       |
| DPI_P03             | 18       | V <sub>DD_EXT</sub> | 40       | THD_P               | 62       | TCK                 | 84       |
| V <sub>DD_INT</sub> | 19       | V <sub>DD_INT</sub> | 41       | V <sub>DD_THD</sub> | 63       | V <sub>DD_INT</sub> | 85       |
| DPI_P05             | 20       | DAI_P06             | 42       | V <sub>DD_INT</sub> | 64       | RESET               | 86       |
| DPI_P04             | 21       | DAI_P05             | 43       | V <sub>DD_INT</sub> | 65       | TMS                 | 87       |
| DPI_P06             | 22       | DAI_P09             | 44       | V <sub>DD_INT</sub> | 66       | V <sub>DD_INT</sub> | 88       |
|                     |          |                     |          |                     |          | GND                 | 89*      |

\* Lead no. 89 is the GND supply (see Figure 53 and Figure 54) for the processor; this pad must be **robustly** connected to GND in order for the processor to function.

Figure 53 shows the top view of the 88-lead LFCSP\_VQ pin configuration. Figure 54 shows the bottom view.




Figure 53. 88-Lead LFCSP\_VQ Lead Configuration (Top View)




Figure 54. 88-Lead LFCSP\_VQ Lead Configuration (Bottom View)

# ADSP-21477/ADSP-21478/ADSP-21479

## 100-LQFP\_EP LEAD ASSIGNMENT

Table 62 lists the 100-Lead LQFP\_EP lead names.

Table 62. 100-Lead LQFP\_EP Lead Assignments (Numerical by Lead Number)

| Lead Name           | Lead No. | Lead Name           | Lead No. | Lead Name           | Lead No. | Lead Name           | Lead No. |
|---------------------|----------|---------------------|----------|---------------------|----------|---------------------|----------|
| V <sub>DD_INT</sub> | 1        | V <sub>DD_EXT</sub> | 26       | DAI_P10             | 51       | V <sub>DD_INT</sub> | 76       |
| CLK_CFG1            | 2        | DPI_P08             | 27       | V <sub>DD_INT</sub> | 52       | FLAG0               | 77       |
| BOOT_CFG0           | 3        | DPI_P07             | 28       | V <sub>DD_EXT</sub> | 53       | V <sub>DD_INT</sub> | 78       |
| V <sub>DD_EXT</sub> | 4        | V <sub>DD_INT</sub> | 29       | DAI_P20             | 54       | V <sub>DD_INT</sub> | 79       |
| V <sub>DD_INT</sub> | 5        | DPI_P09             | 30       | V <sub>DD_INT</sub> | 55       | FLAG1               | 80       |
| BOOT_CFG1           | 6        | DPI_P10             | 31       | DAI_P08             | 56       | FLAG2               | 81       |
| GND                 | 7        | DPI_P11             | 32       | DAI_P04             | 57       | FLAG3               | 82       |
| NC                  | 8        | DPI_P12             | 33       | DAI_P14             | 58       | MLBCLK              | 83       |
| NC                  | 9        | DPI_P13             | 34       | DAI_P18             | 59       | MLBDAT              | 84       |
| CLK_CFG0            | 10       | DAI_P03             | 35       | DAI_P17             | 60       | MLBDO               | 85       |
| V <sub>DD_INT</sub> | 11       | DPI_P14             | 36       | DAI_P16             | 61       | V <sub>DD_EXT</sub> | 86       |
| CLKIN               | 12       | V <sub>DD_INT</sub> | 37       | DAI_P15             | 62       | MLBSIG              | 87       |
| XTAL                | 13       | V <sub>DD_INT</sub> | 38       | DAI_P12             | 63       | V <sub>DD_INT</sub> | 88       |
| V <sub>DD_EXT</sub> | 14       | V <sub>DD_INT</sub> | 39       | V <sub>DD_INT</sub> | 64       | MLBSO               | 89       |
| V <sub>DD_INT</sub> | 15       | DAI_P13             | 40       | DAI_P11             | 65       | TRST                | 90       |
| V <sub>DD_INT</sub> | 16       | DAI_P07             | 41       | V <sub>DD_INT</sub> | 66       | EMU                 | 91       |
| RESETOUT/RUNRSTIN   | 17       | DAI_P19             | 42       | V <sub>DD_INT</sub> | 67       | TDO                 | 92       |
| V <sub>DD_INT</sub> | 18       | DAI_P01             | 43       | GND                 | 68       | V <sub>DD_EXT</sub> | 93       |
| DPI_P01             | 19       | DAI_P02             | 44       | THD_M               | 69       | V <sub>DD_INT</sub> | 94       |
| DPI_P02             | 20       | V <sub>DD_INT</sub> | 45       | THD_P               | 70       | TDI                 | 95       |
| DPI_P03             | 21       | V <sub>DD_EXT</sub> | 46       | V <sub>DD_THD</sub> | 71       | TCK                 | 96       |
| V <sub>DD_INT</sub> | 22       | V <sub>DD_INT</sub> | 47       | V <sub>DD_INT</sub> | 72       | V <sub>DD_INT</sub> | 97       |
| DPI_P05             | 23       | DAI_P06             | 48       | V <sub>DD_INT</sub> | 73       | RESET               | 98       |
| DPI_P04             | 24       | DAI_P05             | 49       | V <sub>DD_INT</sub> | 74       | TMS                 | 99       |
| DPI_P06             | 25       | DAI_P09             | 50       | V <sub>DD_INT</sub> | 75       | V <sub>DD_INT</sub> | 100      |
|                     |          |                     |          |                     |          | GND                 | 101*     |

\* Lead no. 101 is the GND supply (see Figure 55 and Figure 56) for the processor; this pad must be **robustly** connected to GND.

MLB pins (pins 83, 84, 85, 87, and 89) are available for automotive models only. For non-automotive models, these pins should be connected to ground (GND).

## SURFACE-MOUNT DESIGN

For industry-standard design recommendations, refer to IPC-7351, Generic Requirements for Surface-Mount Design and Land Pattern Standard.

## AUTOMOTIVE PRODUCTS

The ADSP-21477, ADSP-21478, and ADSP-21479 are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models, and designers should review the product Specifications section of this data sheet carefully.

Only the automotive grade products shown in [Table 64](#) are available for use in automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

**Table 64. Automotive Product Models**

| Model <sup>1</sup> | Temperature Range <sup>2</sup> | On-Chip SRAM | Processor Instruction Rate (Max) | Package Description | Package Option | Notes |
|--------------------|--------------------------------|--------------|----------------------------------|---------------------|----------------|-------|
| AD21477WYCPZ1Axx   | –40°C to +105°C                | 2M bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |       |
| AD21477WYSWZ1Axx   | –40°C to +105°C                | 2M bits      | 200 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |       |
| AD21478WYBCZ2Axx   | –40°C to +105°C                | 3M bits      | 200 MHz                          | 196-Ball CSP_BGA    | BC-196-8       |       |
| AD21478WYCPZ1Axx   | –40°C to +105°C                | 3M bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |       |
| AD21478WYSWZ2Axx   | –40°C to +105°C                | 3M bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |       |
| AD21478WYSWZ2Bxx   | –40°C to +105°C                | 3M bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       | 3, 4  |
| AD21479WYCPZ1Axx   | –40°C to +105°C                | 5M bits      | 200 MHz                          | 88-Lead LFCSP_VQ    | CP-88-5        |       |
| AD21479WYCPZ1Bxx   | –40°C to +105°C                | 5M bits      | 200MHz                           | 88-Lead LFCSP_VQ    | CP-88-5        | 3, 4  |
| AD21479WYSWZ2Axx   | –40°C to +105°C                | 5M bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       |       |
| AD21479WYSWZ2Bxx   | –40°C to +105°C                | 5M bits      | 266 MHz                          | 100-Lead LQFP_EP    | SW-100-2       | 3, 4  |

<sup>1</sup> Z = RoHS compliant part.

<sup>2</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see [Operating Conditions](#) for junction temperature (T<sub>J</sub>) specification, which is the only temperature specification.

<sup>3</sup> Contains multichannel audio decoders from Dolby and DTS. Users must have current licenses from Dolby and DTS to order this product.

<sup>4</sup> Contains Digital Transmission Content Protection (DTCP) from DTLA. User must have current license from DTLA to order this product.