



Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

Product Status	Obsolete
Туре	Floating Point
Interface	DAI, DPI, EBI/EMI, I <sup>2</sup> C, SPI, SPORT, UART/USART
Clock Rate	266MHz
Non-Volatile Memory	ROM (4Mbit)
On-Chip RAM	5Mbit
Voltage - I/O	3.30V
Voltage - Core	1.20V
Operating Temperature	0°C ~ 70°C
Mounting Type	Surface Mount
Package / Case	196-LFBGA, CSPBGA
Supplier Device Package	196-CSPBGA (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21479sbc2-ep

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### **GENERAL DESCRIPTION**

The ADSP-2147x SHARC<sup>®</sup> processors are members of the SIMD SHARC family of DSPs that feature Analog Devices' Super Harvard Architecture. The processors are source code compatible with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x, and ADSP-2116x DSPs as well as with first generation ADSP-2106x SHARC processors in SISD (single-instruction, single-data) mode. These processors are 32-bit/40-bit floating-point processors optimized for high performance audio applications with a large on-chip SRAM, multiple internal buses to eliminate I/O bottlenecks, and an innovative digital applications interface (DAI).

Table 1 shows performance benchmarks for the ADSP-2147x processors. Table 2 shows the features of the individual product offerings.

#### Table 1. Processor Benchmarks

Benchmark Algorithm	Speed (at 300 MHz)	Speed (at 200 MHz)
1024 Point Complex FFT (Radix 4, with Reversal)	30.59 µs	45.885 μs
FIR Filter (per Tap) <sup>1</sup>	1.66 ns	2.49 ns
IIR Filter (per Biquad) <sup>1</sup>	6.65 ns	9.975 ns
Matrix Multiply (Pipelined)		
$[3 \times 3] \times [3 \times 1]$	14.99 ns	22.485 ns
$[4 \times 4] \times [4 \times 1]$	26.66 ns	39.99 ns
Divide (y/×)	11.61 ns	17.41 ns
Inverse Square Root	18.08 ns	27.12 ns

<sup>1</sup>Assumes two files in multichannel SIMD mode.

#### Table 2. ADSP-2147x Family Features

Feature	ADSP-21477	ADSP-21478	ADSP-21479		
Frequency	200 MHz	Up to 300	MHz		
RAM	2M bits	3M bits	5M bits		
ROM	N/A	4M bits			
Pulse-Width Modulation	3	4 units (3 in 100-lea package)			
External Port Interface (SDRAM, AMI) <sup>1</sup>	No	Yes, 16-Bit			
Serial Ports		8			
Direct DMA from SPORTs to External Memory	No	Yes			
FIR, IIR, FFT Accelerator	Yes				
MediaLB Interface	No	Automoti	ve models nly		

Feature	ADSP-21477	ADSP-21478 ADSP-21479 ADSP-21479				
Watch Dog Timer <sup>2</sup>	No	Yes				
Real-Time Clock <sup>2, 3</sup>	No	Yes				
Shift Register <sup>2</sup>	No	Yes				
IDP/PDAP		Yes				
UART	1					
DAI (SRU)/DPI (SRU2)	20/14 Pins					
S/PDIF Transceiver	1					
SPI	2					
TWI		1				
SRC SNR Performance		–128 dB				
Thermal Diode <sup>4</sup>		Yes				
VISA Support	Yes					
Package <sup>1</sup>	100-Lead196-Ball CSP_LQFP100-Lead LC88-Lead88-lead LFCSFLFCSP_VQ100-Lead LFCSF					

<sup>1</sup> The 100-lead and 88-lead packages of the processors do not contain an external port. The SDRAM controller pins must be disabled when using this package. For more information, see Pin Function Descriptions.

<sup>2</sup> Available on the 196-ball CSP\_BGA package only.

 <sup>3</sup> Real Time Clock (RTC) is supported only for products with a temperature range of 0°C to +70°C and not supported for all other temperature grades.
 <sup>4</sup> Available on the 88-lead and 100-lead packages only.

Available on the 88-lead and 100-lead packages of

The diagram on Page 1 shows the two clock domains (core and I/O processor) that make up the ADSP-2147x processors. The core clock domain contains the following features.

- Two processing elements (PEx, PEy), each of which comprises an ALU, multiplier, shifter, and data register file
- Two data address generators (DAG1, DAG2)
- A program sequencer with instruction cache
- PM and DM buses capable of supporting 2 × 64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (up to 5M bit)
- A JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints, which allows flexible exception handling.

The block diagram of the ADSP-2147x on Page 1 also shows the peripheral clock domain (also known as the I/O processor), which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- · Peripheral and external port buses for core connection
- External port with an asynchronous memory interface (AMI) and SDRAM controller
- 4 units for pulse width modulation (PWM) control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnect, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, a shift register, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2wire interface, one UART, two serial peripheral interfaces (SPI), two precision clock generators (PCG), three pulse width modulation (PWM) units, and a flexible signal routing unit (DPI SRU).

As shown in the SHARC core block diagram on Page 5, the processors use two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 1.8 GFLOPS running at 300 MHz.

### FAMILY CORE ARCHITECTURE

The processors are code compatible at the assembly level with the ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2147x share architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x, and ADSP-2116x SIMD SHARC processors, as shown in Figure 2 and detailed in the following sections.

#### SIMD Computational Engine

The processors contain two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

SIMD mode is supported from external SDRAM but is not supported in the AMI.

### Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle. The three units within each processing element are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit singleprecision floating-point, 40-bit extended precision floatingpoint, and 32-bit fixed-point data formats.

### Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

### Data Register File

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

### **Context Switch**

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

#### **Universal Registers**

Universal registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral control and status registers.

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

#### Single-Cycle Fetch of Instruction and Four Operands

The processors feature an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 2). With its separate program and data memory

### Shift Register

The shift register can be used as a serial to parallel data converter. The shift register module consists of an 18-stage serial shift register, 18-bit latch, and three-state output buffers. The shift register and latch have separate clocks. Data is shifted into the serial shift register on the positive-going transitions of the shift register serial clock (SR\_SCLK) input. The data in each flip-flop is transferred to the respective latch on a positive-going transition of the shift register latch clock (SR\_LAT) input.

The shift register's signals can be configured as follows.

- The SR\_SCLK can come from any of the SPORT0–7 SCLK outputs, PCGA/B clock, any of the DAI pins (1–8), and one dedicated pin (SR\_SCLK).
- The SR\_LAT can come from any of SPORT0-7 frame sync outputs, PCGA/B frame sync, any of the DAI pins (1-8), and one dedicated pin (SR\_LAT).
- The SR\_SDI input can from any of SPORT0-7 serial data outputs, any of the DAI pins (1-8), and one dedicated pin (SR\_SDI).

Note that the SR\_SCLK, SR\_LAT, and SR\_SDI inputs must come from same source except in the case of where SR\_SCLK comes from PCGA/B or SR\_SCLK and SR\_LAT come from PCGA/B.

If SR\_SCLK comes from PCGA/B, then SPORT0-7 generates the SR\_LAT and SR\_SDI signals. If SR\_SCLK and SR\_LAT come from PCGA/B, then SPORT0-7 generates the SR\_SDI signal.

### **I/O PROCESSOR FEATURES**

The I/O processor provides up to 65 channels of DMA as well as an extensive set of peripherals.

#### DMA Controller

The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the processor's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the parallel data acquisition port (PDAP) or the UART.

Up to 65 channels of DMA are available on the processors as shown in Table 9.

Programs can be downloaded using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers, and DMA chaining for automatic linked DMA transfers.

#### Table 9. DMA Channels

Peripheral	DMA Channels
SPORTs	16
PDAP	8
SPI	2
UART	2

#### Table 9. DMA Channels (Continued)

Peripheral	DMA Channels
External Port	2
Accelerators	2
Memory-to-Memory	2
MediaLB <sup>1</sup>	31

<sup>1</sup> Automotive models only.

#### **Delay Line DMA**

The processor provides delay line DMA functionality. This allows processor reads and writes to external delay line buffers (and therefore to external memory) with limited core interaction.

#### Scatter/Gather DMA

The processor provides scatter/gather DMA functionality. This allows processor DMA reads/writes to/from noncontiguous memory blocks.

#### **FFT Accelerator**

The FFT accelerator implements radix-2 complex/real input, complex output FFTs with no core intervention. The FFT accelerator runs at the peripheral clock frequency.

#### **FIR Accelerator**

The FIR (finite impulse response) accelerator consists of a 1024 word coefficient memory, a 1024 word deep delay line for the data, and four MAC units. A controller manages the accelerator. The FIR accelerator runs at the peripheral clock frequency.

#### **IIR Accelerator**

The IIR (infinite impulse response) accelerator consists of a 1440 word coefficient memory for storage of biquad coefficients, a data memory for storing the intermediate data and one MAC unit. A controller manages the accelerator. The IIR accelerator runs at the peripheral clock frequency.

#### Watchdog Timer (WDT)

The processors include a 32-bit watchdog timer that can be used to implement a software watchdog function. A software watchdog can improve system reliability by forcing the processor to a known state through generation of a system reset if the timer expires before being reloaded by software. Software initializes the count value of the timer, and then enables the timer.

The WDT is used to supervise the stability of the system software. When used in this way, software reloads the WDT in a regular manner so that the downward counting timer never expires. An expiring timer then indicates that system software might be out of control.

The WDT resets both the core and the internal peripherals. Software must be able to determine if the watch dog was the source of the hardware reset by interrogating a status bit in the watch dog timer control register.

### **PIN FUNCTION DESCRIPTIONS**

#### Table 11. Pin Descriptions

Name	Туре	State During/ After Reset	Description
ADDR <sub>23-0</sub>	I/O/T (ipu)	High-Z/driven low (boot)	<b>External Address.</b> The processor outputs addresses for external memory and peripherals on these pins. The ADDR pins can be multiplexed to support the external memory interface address, FLAGS15–8 (I/O) and PWM (O). After reset, all ADDR pins are in EMIF mode, and FLAG(0–3) pins are in FLAGS mode (default). When configured in the IDP_PDAP_CTL register, IDP channel 0 scans the ADDR <sub>23-4</sub> pins for parallel input data.
DATA <sub>15-0</sub>	I/O/T (ipu)	High-Z	<b>External Data.</b> The data pins can be multiplexed to support the external memory interface data (I/O) and FLAGS <sub>7-0</sub> (I/O).
AMI_ACK	l (ipu)		<b>Memory Acknowledge.</b> External devices can deassert AMI_ACK (low) to add wait states to an external memory access. AMI_ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
MS <sub>0-1</sub>	O/T (ipu)	High-Z	<b>Memory Select Lines 0–1.</b> These lines are asserted (low) as chip selects for the corresponding banks of external memory. The $\overline{\text{MS}}_{1.0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{\text{MS}}_{1.0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, when the condition evaluates as true. The $\overline{\text{MS1}}$ pin can be used in EPORT/FLASH boot mode. For more information on processor booting, see the <i>ADSP-214xx SHARC Processor Hardware Reference</i> .
AMI_RD	O/T (ipu)	High-Z	<b>AMI Port Read Enable.</b> AMI_RD is asserted whenever the processor reads a word from external memory.
AMI_WR	O/T (ipu)	High-Z	<b>AMI Port Write Enable.</b> AMI_WR is asserted when the processor writes a word to external memory.
FLAG0/IRQ0	I/O (ipu)	FLAG[0] INPUT	FLAG0/Interrupt Request0.
FLAG1/IRQ1	I/O (ipu)	FLAG[1] INPUT	FLAG1/Interrupt Request1.
FLAG2/IRQ2/MS2	I/O (ipu)	FLAG[2] INPUT	<b>FLAG2/Interrupt Request2/Memory Select2.</b> This pin is multiplexed with MS2 in the 196-ball BGA package only.
FLAG3/TMREXP/MS3	I/O (ipu)	FLAG[3] INPUT	<b>FLAG3/Timer Expired/Memory Select3.</b> This pin is multiplexed with MS3 in the 196-ball BGA package only.

The following symbols appear in the Type column of Table 11:  $\mathbf{A}$  = asynchronous,  $\mathbf{I}$  = input,  $\mathbf{O}$  = output,  $\mathbf{S}$  = synchronous,  $\mathbf{A}/\mathbf{D}$  = active drive,  $\mathbf{O}/\mathbf{D}$  = open drain, and  $\mathbf{T}$  = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be  $26 \text{ k}\Omega$  to  $63 \text{ k}\Omega$ . The range of an ipd resistor can be  $31 \text{ k}\Omega$  to  $85 \text{ k}\Omega$ . The three-state voltage of ipu pads will not reach to full the V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 88-lead LFCSP\_VQ and 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 62 on Page 70.

#### Table 11. Pin Descriptions (Continued)

Name	Туре	State During/ After Reset	Description	
THD_P	I		Thermal Diode Anode. When not used, this pin can be left floating.	
THD_M	0		Thermal Diode Cathode. When not used, this pin can be left floating.	
MLBCLK	1		<b>Media Local Bus Clock.</b> This clock is generated by the MLB controller that is synchronized to the MOST network and provides the timing for the entire MLB interface at 49.152 MHz at FS = 48 kHz. When the MLB controller is not used, this pin should be grounded.	
MLBDAT	I/O/T in 3 pin mode. I in 5 pin mode.	High-Z	<b>Media Local Bus Data.</b> The MLBDAT line is driven by the transmitting MLB device and is received by all other MLB devices including the MLB controller. The MLBDAT line carries the actual data. In 5-pin MLB mode, this pin is an input only. When the MLB controller is not used, this pin should be grounded.	
MLBSIG	I/O/T in 3 pin mode. I in 5 pin mode	High-Z	<b>Media Local Bus Signal.</b> This is a multiplexed signal which carries the Channel/Address generated by the MLB Controller, as well as the Command and RxStatus bytes from MLB devices. In 5-pin mode, this pin is input only. When the MLB controller is not used, this pin should be grounded.	
MLBDO	0/Т	High-Z	Media Local Bus Data Output (in 5 Pin Mode). This pin is used only in 5-pin ML mode and serves as the output data pin. When the MLB controller is not used, thi pin should be grounded.	
MLBSO	0/Т	High-Z	Media Local Bus Signal Output (in 5 Pin Mode). This pin is used only in 5-pin MLB mode and serves as the output signal pin. When the MLB controller is not used, this pin should be grounded.	
SR_SCLK	l (ipu)		Shift Register Serial Clock. (Active high, rising edge sensitive)	
SR_CLR	l (ipu)		Shift Register Reset. (Active low)	
SR_SDI	l (ipu)		Shift Register Serial Data Input.	
SR_SDO	O (ipu)	Driven Low	Shift Register Serial Data Output.	
SR_LAT	l (ipu)		Shift Register Latch Clock Input. (Active high, rising edge sensitive)	
SR_LDO <sub>17-0</sub>	O/T (ipu)	High-Z	Shift Register Parallel Data Output.	
RTXI	1		<b>RTC Crystal Input.</b> If RTC is not used, then this pin can be NC (no connect) or grounded and the RTC_PDN and RTC_BUSDIS bits of the RTC_INIT register must be set to 1.	
RTXO	0		<b>RTC Crystal Output.</b> If RTC is not used, then this pin needs to be NC (No Connect).	
RTCLKOUT	O (ipd)		<b>RTC Clock Output.</b> For calibration purposes. The clock runs at 1 Hz. If RTC is not used, then this pin needs to be NC (No Connect).	

The following symbols appear in the Type column of Table 11:  $\mathbf{A}$  = asynchronous,  $\mathbf{I}$  = input,  $\mathbf{O}$  = output,  $\mathbf{S}$  = synchronous,  $\mathbf{A}/\mathbf{D}$  = active drive,  $\mathbf{O}/\mathbf{D}$  = open drain, and  $\mathbf{T}$  = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be  $26 \text{ k}\Omega$  to  $63 \text{ k}\Omega$ . The range of an ipd resistor can be  $31 \text{ k}\Omega$  to  $85 \text{ k}\Omega$ . The three-state voltage of ipu pads will not reach to full the V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode, shift register, and real-time clock (RTC) pins. Not all pins are available in the 88-lead LFCSP\_VQ and 100-lead LQFP package. For more information, see Table 2 on Page 3 and Table 62 on Page 70.

### **SPECIFICATIONS**

For information about product specifications, contact your Analog Devices, Inc. representative.

### **OPERATING CONDITIONS**

		200 MHz		266 MHz		300 MHz					
Parameter <sup>1</sup>	Description	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Unit
V <sub>DD_INT</sub>	Internal (Core) Supply Voltage	1.14	1.2	1.26	1.14	1.2	1.26	1.25	1.3	1.35	V
V <sub>DD_EXT</sub>	External (I/O) Supply Voltage	3.13	3.3	3.47	3.13	3.3	3.47	3.13	3.3	3.47	V
$V_{DD_THD}$	Thermal Diode Supply Voltage	3.13	3.3	3.47	3.13	3.3	3.47	3.13	3.3	3.47	V
$V_{DD_{RTC}}$	Real-Time Clock Power Supply Voltage	2.0	3.0	3.6	2.0	3.0	3.6	2.0	3.0	3.6	V
$V_{IH}^2$	High Level Input Voltage @ V <sub>DD_EXT</sub> = Max	2.0			2.0			2.0			V
V <sub>IL</sub> <sup>3</sup>	Low Level Input Voltage @ V <sub>DD_EXT</sub> = Min			0.8			0.8			0.8	V
V <sub>IH_CLKIN</sub> <sup>3</sup>	High Level Input Voltage @ V <sub>DD_EXT</sub> = Max	2.2		$V_{\text{DD}\_\text{EXT}}$	2.2		$V_{\text{DD}\_\text{EXT}}$	2.2		$V_{\text{DD}\_\text{EXT}}$	V
$V_{IL\_CLKIN}$	Low Level Input Voltage @ V <sub>DD_EXT</sub> = Max	-0.3		+0.8	-0.3		+0.8	-0.3		+0.8	V
TJ	Junction Temperature 88-Lead LFCSP_VQ @ T <sub>AMBIENT</sub> 0°C to +70°C	0		105	N/A		N/A	N/A		N/A	°C
TJ	Junction Temperature 88-Lead LFCSP_VQ @ T <sub>AMBIENT</sub> -40°C to +85°C	-40		+115	N/A		N/A	N/A		N/A	°C
TJ	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> 0°C to +70°C	0		105	0		105	N/A		N/A	°C
Tj	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> -40°C to +85°C	N/A		N/A	-40		+125	N/A		N/A	°C
T <sub>J</sub> <sup>4</sup>	Junction Temperature 196-Ball CSP_BGA @ T <sub>AMBIENT</sub> 0°C to +70°C	N/A		N/A	0		105	0		100	°C
TJ	Junction Temperature 196-Ball CSP_BGA @ T <sub>AMBIENT</sub> -40°C to +85°C	N/A		N/A	-40		+125	N/A		N/A	°C
AUTOMOTIVE	USE ONLY										
TJ	Junction Temperature 88-Lead LFCSP_VQ @ T <sub>AMBIENT</sub> –40°C to +105°C (Automotive Grade)	-40		+1255	N/A		N/A	N/A		N/A	°C
TJ	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> –40°C to +105°C (Automotive Grade)	-40		+1255	-40		+125	N/A		N/A	°C
T <sub>J</sub> <sup>4</sup>	Junction Temperature 196-Ball CSP_BGA @ T <sub>AMBIENT</sub> –40°C to +105°C (Automotive Grade)	-40		+1255	N/A		N/A	N/A		N/A	°C

<sup>1</sup> Specifications subject to change without notice.

<sup>2</sup> Applies to input and bidirectional pins: ADDR23–0, DATA15–0, FLAG3–0, DAI\_Px, DPI\_Px, BOOT\_CFGx, CLK\_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, SDA10, AMI\_ACK, MLBCLK, MLBDAT, MLBSIG.

<sup>3</sup> Applies to input pin CLKIN, WDT\_CLKIN.

<sup>4</sup> Real Time Clock (RTC) is supported only for products in the BGA package with a temperature range of 0°C to +70°C. For the status of unused RTC pins please see Table 11. <sup>5</sup> Automotive application use profile only. Not supported for nonautomotive use. Contact Analog Devices for more information.

#### **Running Reset**

The following timing specification applies to RESETOUT/ RUNRSTIN pin when it is configured as RUNRSTIN.

#### Table 22. Running Reset

Parameter		Min	Мах	Unit
Timing Requirements				
t <sub>wrunrst</sub>	Running RESET Pulse Width Low	$4 \times t_{CK}$		ns
t <sub>srunrst</sub>	Running RESET Setup Before CLKIN High	8		ns





#### Interrupts

The following timing specification applies to the FLAG0, FLAG1, and FLAG2 pins when they are configured as IRQ0, IRQ1, and IRQ2 interrupts, as well as the DAI\_P20-1 and DPI\_P14-1 pins when they are configured as interrupts.

#### Table 23. Interrupts

Parameter		Min	Max	Unit
Timing Requirem	ent			
t <sub>IPW</sub>	IRQx Pulse Width	$2 \times t_{PCLK} + 2$		ns



Figure 11. Interrupts

#### AMI Read

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only apply to asynchronous access mode.

#### Table 32. AMI Read

Parameter		Min	Мах	Unit
Timing Requirements				
t <sub>DAD</sub> <sup>1, 2, 3</sup>	Address Selects Delay to Data Valid		$W + t_{SDCLK} - 6.32$	ns
t <sub>DRLD</sub> <sup>1, 3</sup>	AMI_RD Low to Data Valid		W – 3	ns
t <sub>SDS</sub> <sup>4, 5</sup>	Data Setup to AMI_RD High	2.6		ns
t <sub>HDRH</sub>	Data Hold from AMI_RD High	0.4		ns
t <sub>DAAK</sub> <sup>2, 6</sup>	AMI_ACK Delay from Address Selects		$t_{SDCLK} - 10 + W$	ns
t <sub>DSAK</sub> <sup>4</sup>	AMI_ACK Delay from AMI_RD Low		W – 7.0	ns
Switching Char	acteristics			
t <sub>DRHA</sub>	Address Selects Hold After AMI_RD High	RHC + 0.38		ns
t <sub>DARL</sub> <sup>2</sup>	Address Selects to AMI_RD Low	t <sub>SDCLK</sub> – 5		ns
t <sub>RW</sub>	AMI_RD Pulse Width	W – 1.4		ns
t <sub>RWR</sub>	AMI_RD High to AMI_RD Low	$HI + t_{SDCLK} - 1.2$		ns

W = (number of wait states specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>.

RHC = (number of Read Hold Cycles specified in AMICTLx register)  $\times t_{SDCLK}$ 

### Where PREDIS = 0

HI = RHC (if IC = 0): Read to Read from same bank

 $HI = RHC + t_{SDCLK}$  (if IC > 0): Read to Read from same bank

HI = RHC + IC: Read to Read from different bank

 $HI = RHC + Max (IC, (4 \times t_{SDCLK}))$ : Read to Write from same or different bank

Where PREDIS = 1

 $HI = RHC + Max (IC, (4 \times t_{SDCLK}))$ : Read to Write from same or different bank

 $HI = RHC + (3 \times t_{SDCLK})$ : Read to Read from same bank

 $HI = RHC + Max (IC, (3 \times t_{SDCLK}))$ : Read to Read from different bank

IC = (number of idle cycles specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>

H = (number of hold cycles specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>.

 $^1$  Data delay/setup: System must meet  $t_{\text{DAD}}, t_{\text{DRLD}}, \text{ or } t_{\text{SDS}}$ 

 $^{2}$  The falling edge of  $\overline{\text{AMI}_{MS}}$ x, is referenced.

<sup>3</sup> The maximum limit of timing requirement values for t<sub>DAD</sub> and t<sub>DRLD</sub> parameters are applicable for the case where AMI\_ACK is always high and when the ACK feature is not used.

<sup>4</sup> Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only apply to asynchronous access mode.

<sup>5</sup> Data hold: User must meet t<sub>HDRH</sub> in asynchronous access mode. See Test Conditions for the calculation of hold times given capacitive and dc loads.

<sup>6</sup> AMI\_ACK delay/setup: User must meet t<sub>daak</sub>, or t<sub>dsak</sub>, for deassertion of AMI\_ACK (low).

### AMI Write

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only apply to asynchronous access mode.

#### Table 33. AMI Write

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>DAAK</sub>	AMI_ACK Delay from Address Selects <sup>1, 2</sup>		t <sub>sDCLK</sub> – 10.1 + W	ns
t <sub>DSAK</sub>	AMI_ACK Delay from AMI_WR Low <sup>1, 3</sup>		W – 7.1	ns
Switching Ch	paracteristics			
t <sub>DAWH</sub>	Address Selects to AMI_WR Deasserted <sup>2</sup>	$t_{SDCLK} - 4.4 + W$		ns
t <sub>DAWL</sub>	Address Selects to AMI_WR Low <sup>2</sup>	t <sub>sdclk</sub> – 4.5		ns
t <sub>ww</sub>	AMI_WR Pulse Width	W – 1.3		ns
t <sub>DDWH</sub>	Data Setup Before AMI_WR High	$t_{SDCLK} - 4.3 + W$		ns
t <sub>DWHA</sub>	Address Hold After AMI_WR Deasserted	н		ns
t <sub>DWHD</sub>	Data Hold After AMI_WR Deasserted	н		ns
t <sub>DATRWH</sub>	Data Disable After AMI_WR Deasserted <sup>4</sup>	t <sub>sDCLK</sub> – 1.37 + H	t <sub>sDCLK</sub> + 6.75 + H	ns
t <sub>WWR</sub>	AMI_WR High to AMI_WR Low⁵	$t_{SDCLK} - 1.5 + H$		ns
t <sub>DDWR</sub>	Data Disable Before AMI_RD Low	$2 \times t_{SDCLK} - 7.1$		ns
t <sub>WDE</sub>	Data Enabled to AMI_WR Low	t <sub>sdclk</sub> – 4.5		ns
W = (number)	$r$ of wait states specified in AMICTLy register) $\times t$			

W = (number of wait states specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>

H = (number of hold cycles specified in AMICTLx register)  $\times$  t<sub>SDCLK</sub>

 $^1\,AMI\_ACK$  delay/setup: System must meet  $t_{DAAK},$  or  $t_{DSAK},$  for deassertion of AMI\\_ACK (low).

 $^2$  The falling edge of  $\overline{\text{AMI}\_\text{MSx}}$  is referenced.

<sup>3</sup>Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only applies to asynchronous access mode.

<sup>4</sup>See Test Conditions for calculation of hold times given capacitive and dc loads.

 $^{5}$  For Write to Write: t<sub>SDCLK</sub> + H, for both same bank and different bank. For Write to Read:  $3 \times t_{SDCLK}$  + H, for the same bank and different banks.

### Parallel Data Acquisition Port (PDAP)

The timing requirements for the PDAP are provided in Table 40. PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the PDAP, see the PDAP chapter of the *ADSP-214xx SHARC Processor Hardware Reference*. Note that the 20 bits of external PDAP data can be provided through the ADDR23–0 pins or over the DAI pins.

#### Table 40. Parallel Data Acquisition Port (PDAP)

		88-Lead LFCSP Package	All Other Packages	
Parameter		Min Max	Min Max	Unit
Timing Requireme	nts			
t <sub>SPHOLD</sub> <sup>1</sup>	PDAP_HOLD Setup Before PDAP_CLK Sample Edge	4	2.5	ns
t <sub>HPHOLD</sub> <sup>1</sup>	PDAP_HOLD Hold After PDAP_CLK Sample Edge	4	2.5	ns
t <sub>PDSD</sub> <sup>1</sup>	PDAP_DAT Setup Before SCLK PDAP_CLK Sample Edge	5	3.85	ns
t <sub>PDHD</sub> <sup>1</sup>	PDAP_DAT Hold After SCLK PDAP_CLK Sample Edge	4	2.5	ns
t <sub>PDCLKW</sub>	Clock Width	$(t_{PCLK} \times 4) \div 2 - 3$	$(t_{PCLK} \times 4) \div 2 - 3$	ns
t <sub>PDCLK</sub>	Clock Period	$t_{PCLK} \times 4$	$t_{PCLK} \times 4$	ns
Switching Charact	reristics			
t <sub>PDHLDD</sub>	Delay of PDAP Strobe After Last PDAP_CLK Capture Edge for a Word	$2 \times t_{PCLK} + 3$	$2 \times t_{PCLK} + 3$	ns
t <sub>PDSTRB</sub>	PDAP Strobe Pulse Width	$2 \times t_{PCLK} - 1.5$	$2 \times t_{PCLK} - 1.5$	ns

<sup>1</sup> Source pins of DATA and control are ADDR23-0 or DAI pins. Source pins for SCLK and FS are: 1) DAI pins, 2) CLKIN through PCG, or 3) DAI pins through PCG.



Figure 27. PDAP Timing

#### **Pulse-Width Modulation Generators (PWM)**

The following timing specifications apply when the ADDR23-8/DPI\_14-1 pins are configured as PWM.

#### Table 43. Pulse-Width Modulation (PWM) Timing

		88-Lea	88-Lead LFCSP Package		All Other Packages	
Paramet	er	Min	Мах	Min	Max	Unit
Switching	g Characteristics					
t <sub>PWMW</sub>	PWM Output Pulse Width	t <sub>PCLK</sub> – 2	$(2^{16}-2) \times t_{PCLK}$	t <sub>PCLK</sub> – 2	$(2^{16} - 2) \times t_{PCLK}$	ns
t <sub>PWMP</sub>	PWM Output Period	$2 \times t_{PCLK} - 2$	$(2^{16} - 1) \times t_{PCLK}$	$2 \times t_{PCLK} - 1.5$	$(2^{16} - 1) \times t_{PCLK}$	ns



Figure 30. PWM Timing

#### **S/PDIF Transmitter**

Serial data input to the S/PDIF transmitter can be formatted as left-justified, I<sup>2</sup>S, or right-justified with word widths of 16, 18, 20, or 24 bits. The following sections provide timing for the transmitter.

#### S/PDIF Transmitter-Serial Input Waveforms

Figure 31 shows the right-justified mode. Frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is delayed the minimum

Table H. S/I DII' Hansmiller Right-Justine Mou	Table 44.	S/PDIF Transmitter	· Right-	Justified Mode
--	-----------	--------------------	----------	----------------

in 24-bit output mode or the maximum in 16-bit output mode from a frame sync transition, so that when there are 64 serial clock periods per frame sync period, the LSB of the data is rightjustified to the next frame sync transition.

Figure 32 shows the default I<sup>2</sup>S-justified mode. The frame sync is low for the left channel and high for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition but with a delay.

Parameter		Nominal	Unit
Timing Requirement			
t <sub>RID</sub>	FS to MSB Delay in Right-Justified Mode 16-Bit Word Mode 18-Bit Word Mode 20-Bit Word Mode 24-Bit Word Mode	16 14 12 8	SCLK SCLK SCLK



Figure 31. Right-Justified Mode

### Table 45. S/PDIF Transmitter I<sup>2</sup>S Mode

Timing Requirement     1     SCLK	Parameter		Nominal	Unit
turn ES to MSB Delay in I <sup>2</sup> S Mode 1 SCLK	Timing Requirement			
	t <sub>I2SD</sub>	FS to MSB Delay in I <sup>2</sup> S Mode	1	SCLK



*Figure 32. I*<sup>2</sup>*S*-*Justified Mode* 

Figure 33 shows the left-justified mode. The frame sync is high for the left channel and low for the right channel. Data is valid on the rising edge of serial clock. The MSB is left-justified to the frame sync transition with no delay.

#### Table 46. S/PDIF Transmitter Left-Justified Mode

Parameter		Nominal	Unit
Timing Requirement			
t <sub>LJD</sub>	FS to MSB Delay in Left-Justified Mode	0	SCLK



Figure 33. Left-Justified Mode

#### **S/PDIF Receiver**

The following section describes timing as it relates to the S/PDIF receiver.

#### Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the  $512 \times FS$  clock.

#### Table 49. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter		Min	Max	Unit
Switching Characteristics				
t <sub>DFSI</sub>	FS Delay After Serial Clock		5	ns
t <sub>HOFSI</sub>	FS Hold After Serial Clock	-2		ns
t <sub>DDTI</sub>	Transmit Data Delay After Serial Clock		5	ns
t <sub>HDTI</sub>	Transmit Data Hold After Serial Clock	-2		ns
t <sub>SCLKIW</sub> <sup>1</sup>	Transmit Serial Clock Width	38.5		ns

<sup>1</sup> The serial clock frequency is  $64 \times$  frame sync (FS) where FS = the frequency of LRCLK.



Figure 35. S/PDIF Receiver Internal Digital PLL Mode Timing

#### SPI Interface—Master

Both the primary and secondary SPIs are available through DPI only. The timing provided in Table 50 and Table 51 applies to both.

#### Table 50. SPI Interface Protocol—Master Switching and Timing Specifications

		88-Lead LFCS	SP Package	All Other P	ackages	
Parameter		Min	Max	Min	Max	Unit
Timing Require	ements					
t <sub>sspidm</sub>	Data Input Valid to SPICLK Edge (Data Input Setup Time)	10		8.6		ns
t <sub>hspidm</sub>	SPICLK Last Sampling Edge to Data Input Not Valid	2		2		ns
Switching Cha	racteristics					
t <sub>spiclkm</sub>	Serial Clock Cycle	$8 \times t_{PCLK} - 2$		$8 \times t_{PCLK} - 2$		ns
t <sub>spichm</sub>	Serial Clock High Period	$4 \times t_{PCLK} - 2$		$4 \times t_{PCLK} - 2$		ns
t <sub>spiclm</sub>	Serial Clock Low Period	$4 \times t_{PCLK} - 2$		$4 \times t_{PCLK} - 2$		ns
t <sub>DDSPIDM</sub>	SPICLK Edge to Data Out Valid (Data Out Delay time)		2.5		2.5	
t <sub>HDSPIDM</sub>	SPICLK Edge to Data Out Not Valid (Data Out Hold time)	$4 \times t_{PCLK} - 2$		$4 \times t_{PCLK} - 2$		ns
t <sub>sdscim</sub>	DPI Pin (SPI Device Select) Low to First SPICLK Edge	$4 \times t_{PCLK} - 2$		$4 \times t_{PCLK} - 2$		ns
t <sub>HDSM</sub>	Last SPICLK Edge to DPI Pin (SPI Device Select) High	$4 \times t_{PCLK} - 2$		$4 \times t_{PCLK} - 2$		ns
t <sub>SPITDM</sub>	Sequential Transfer Delay	$4 \times t_{PCLK} - 2$		$4 \times t_{PCLK} - 1.4$		ns



Figure 36. SPI Master Timing

#### **Media Local Bus**

All the numbers given are applicable for all speed modes (1024 FS, 512 FS, and 256 FS for 3-pin; 512 FS and 256 FS for 5-pin) unless otherwise specified. Please refer to MediaLB specification document rev 3.0 for more details.

#### Table 52. MLB Interface, 3-Pin Specifications

Paramete	er	Min	Тур	Max	Unit
3-Pin Chai	racteristics				
t <sub>MLBCLK</sub>	MLB Clock Period 1024 FS 512 FS		20.3 40		ns ns
	256 FS		81		ns
t <sub>MCKL</sub>	MLBCLK Low Time 1024 FS 512 FS 256 FS	6.1 14 30			ns ns ns
t <sub>MCKH</sub>	MLBCLK High Time 1024 FS 512 FS 256 FS	9.3 14 30			ns ns ns
t <sub>MCKR</sub>	MLBCLK Rise Time (V <sub>IL</sub> to V <sub>IH</sub> ) 1024 FS 512 FS/256 FS			1 3	ns ns
t <sub>MCKF</sub>	MLBCLK Fall Time (V <sub>IH</sub> to V <sub>IL</sub> ) 1024 FS 512 FS/256 FS			1 3	ns ns
t <sub>mpwv</sub> 1	MLBCLK Pulse Width Variation 1024 FS 512 FS/256			0.7 2.0	ns p-p ns p-p
t <sub>DSMCF</sub>	DAT/SIG Input Setup Time	1			ns
t <sub>DHMCF</sub>	DAT/SIG Input Hold Time	1.2			ns
t <sub>MCFDZ</sub>	DAT/SIG Output Time to Three-State	0		15	ns
t <sub>MCDRV</sub>	DAT/SIG Output Data Delay From MLBCLK Rising Edge			8	ns
t <sub>MDZH</sub> 2	Bus Hold Time 1024 FS 512 FS/256	2 4			ns ns
C <sub>MLB</sub>	DAT/SIG Pin Load 1024 FS 512 FS/256			40 60	pf pf

<sup>1</sup> Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (p-p).
<sup>2</sup> The board must be designed to ensure that the high impedance bus does not leave the logic state of the final driven bit for this time period. Therefore, coupling must be minimized while meeting the maximum capacitive load listed.



Figure 44. SR\_SCLK to SR\_LAT Setup, Clocks Pulse Width and Maximum Frequency



Figure 45. Shift Register Reset Timing



Figure 51. Typical Output Rise/Fall Time (20% to 80%,  $V_{DD EXT} = Min$ )



Figure 52. Typical Output Delay or Hold vs. Load Capacitance (at Ambient Temperature)

### THERMAL CHARACTERISTICS

The processor is rated for performance over the temperature range specified in Operating Conditions.

Table 58 airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6 and the junction-to-board measurement complies with JESD51-8. Test board design complies with JEDEC standards JESD51-7 (PBGA). The junction-to-case measurement complies with MIL- STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

#### where:

 $T_J$  = junction temperature (°C)

 $T_{\text{CASE}}$  = case temperature (°C) measured at the top center of the package

 $\Psi_{JT}$  = junction-to-top (of package) characterization parameter is the typical value from Table 58

 $P_D$  = power dissipation

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 $T_A$  = ambient temperature °C

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heatsink is required.

Note that the thermal characteristics values provided in Table 58 are modeled values.

Гable 57.	Thermal	Characteristics	for	88-Lead LFCSP	_VQ
-----------	---------	-----------------	-----	---------------	-----

Parameter	Condition	Typical	Unit
$\theta_{JA}$	Airflow = 0 m/s	22.6	°C/W
$\theta_{JMA}$	Airflow = 1 m/s	18.2	°C/W
$\theta_{JMA}$	Airflow = 2 m/s	17.3	°C/W
$\theta_{\text{JC}}$		7.9	°C/W
$\Psi_{JT}$	Airflow = 0 m/s	0.22	°C/W
$\Psi_{\text{JMT}}$	Airflow = 1 m/s	0.36	°C/W
$\Psi_{\text{JMT}}$	Airflow = 2 m/s	0.44	°C/W

Table 58. Thermal Characteristics for 100-Lead LQFP\_EP

Parameter	Condition	Typical	Unit
$\theta_{JA}$	Airflow = 0 m/s	18.1	°C/W
$\theta_{JMA}$	Airflow = 1 m/s	15.5	°C/W
$\theta_{JMA}$	Airflow = $2 \text{ m/s}$	14.6	°C/W
$\theta_{JC}$		2.4	°C/W
$\Psi_{JT}$	Airflow = $0 \text{ m/s}$	0.22	°C/W
$\Psi_{\text{JMT}}$	Airflow = 1 m/s	0.36	°C/W
$\Psi_{JMT}$	Airflow = $2 \text{ m/s}$	0.50	°C/W

Table 59. Thermal Characteristics for 196-Ball CSP\_BGA

Parameter	Condition	Typical	Unit
θ <sub>JA</sub>	Airflow = 0 m/s	29.0	°C/W
θ <sub>JMA</sub>	Airflow = 1 m/s	26.1	°C/W
θ <sub>JMA</sub>	Airflow = $2 \text{ m/s}$	25.1	°C/W
θ <sub>JC</sub>		8.8	°C/W
$\Psi_{JT}$	Airflow = 0 m/s	0.23	°C/W
$\Psi_{\text{JMT}}$	Airflow = 1 m/s	0.42	°C/W
$\Psi_{\text{JMT}}$	Airflow = 2 m/s	0.52	°C/W

### 88-LFCSP\_VQ LEAD ASSIGNMENT

Table 61 lists the 88-Lead LFCSP\_VQ package lead names.

Lead Name	Lead No.						
CLK_CFG1	1	V <sub>DD_EXT</sub>	23	DAI_P10	45	V <sub>DD_INT</sub>	67
BOOT_CFG0	2	DPI_P08	24	V <sub>DD_INT</sub>	46	FLAG0	68
V <sub>DD_EXT</sub>	3	DPI_P07	25	V <sub>DD_EXT</sub>	47	$V_{DD_{INT}}$	69
V <sub>DD_INT</sub>	4	DPI_P09	26	DAI_P20	48	FLAG1	70
BOOT_CFG1	5	DPI_P10	27	V <sub>DD_INT</sub>	49	FLAG2	71
GND	6	DPI_P11	28	DAI_P08	50	FLAG3	72
CLK_CFG0	7	DPI_P12	29	DAI_P04	51	GND	73
V <sub>DD_INT</sub>	8	DPI_P13	30	DAI_P14	52	GND	74
CLKIN	9	DAI_P03	31	DAI_P18	53	V <sub>DD_EXT</sub>	75
XTAL	10	DPI_P14	32	DAI_P17	54	GND	76
V <sub>DD_EXT</sub>	11	V <sub>DD_INT</sub>	33	DAI_P16	55	V <sub>DD_INT</sub>	77
V <sub>DD_INT</sub>	12	DAI_P13	34	DAI_P15	56	TRST	78
V <sub>DD_INT</sub>	13	DAI_P07	35	DAI_P12	57	EMU	79
RESETOUT/RUNRSTIN	14	DAI_P19	36	DAI_P11	58	TDO	80
V <sub>DD_INT</sub>	15	DAI_P01	37	V <sub>DD_INT</sub>	59	V <sub>DD_EXT</sub>	81
DPI_P01	16	DAI_P02	38	GND	60	V <sub>DD_INT</sub>	82
DPI_P02	17	V <sub>DD_INT</sub>	39	THD_M	61	TDI	83
DPI_P03	18	V <sub>DD_EXT</sub>	40	THD_P	62	тск	84
V <sub>DD_INT</sub>	19	V <sub>DD_INT</sub>	41	V <sub>DD_THD</sub>	63	V <sub>DD_INT</sub>	85
DPI_P05	20	DAI_P06	42	V <sub>DD INT</sub>	64	RESET	86
DPI_P04	21	DAI_P05	43	V <sub>DD INT</sub>	65	TMS	87
DPI_P06	22	DAI_P09	44	V <sub>DD_INT</sub>	66	V <sub>DD_INT</sub>	88
						GND	89*

Table 61.	88-Lead LFCSP	_VQ Lead	Assignments	(Numerical by	y Lead Number)
-----------	---------------	----------	-------------	---------------	----------------

\* Lead no. 89 is the GND supply (see Figure 53 and Figure 54) for the processor; this pad must be **robustly** connected to GND in order for the processor to function.



(SW-100-2) Dimensions shown in millimeters

<sup>1</sup> For information relating to the exposed pad on the SW-100-2 package, see the table endnote on Page 70.



COMPLIANT TO JEDEC STANDARDS MO-275-GGAB-1. Figure 59. 196-Ball Chip Scale Package, Ball Grid Array [CSP\_BGA] (BC-196-8) Dimensions shown in millimeters

Rev. D | Page 74 of 76 | April 2017