



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------|--------------------------|
| Product Status | Discontinued at Digi-Key |
|----------------|--------------------------|

| | |
|----------------|------------------|
| Core Processor | ARM® Cortex®-M4F |
|----------------|------------------|

| | |
|-----------|--------------------|
| Core Size | 32-Bit Single-Core |
|-----------|--------------------|

| | |
|-------|-------|
| Speed | 48MHz |
|-------|-------|

| | |
|--------------|--|
| Connectivity | EBI/EMI, I²C, IrDA, SmartCard, SPI, UART/USART |
|--------------|--|

| | |
|-------------|---|
| Peripherals | Brown-out Detect/Reset, DMA, I²S, POR, PWM, WDT |
|-------------|---|

| | |
|---------------|----|
| Number of I/O | 86 |
|---------------|----|

| | |
|---------------------|----------------|
| Program Memory Size | 64KB (64K x 8) |
|---------------------|----------------|

| | |
|---------------------|-------|
| Program Memory Type | FLASH |
|---------------------|-------|

| | |
|-------------|---|
| EEPROM Size | - |
|-------------|---|

| | |
|----------|---------|
| RAM Size | 32K x 8 |
|----------|---------|

| | |
|----------------------------|--------------|
| Voltage - Supply (Vcc/Vdd) | 1.98V ~ 3.8V |
|----------------------------|--------------|

| | |
|-----------------|----------------------|
| Data Converters | A/D 8x12b; D/A 2x12b |
|-----------------|----------------------|

| | |
|-----------------|----------|
| Oscillator Type | Internal |
|-----------------|----------|

| | |
|-----------------------|-------------------|
| Operating Temperature | -40°C ~ 85°C (TA) |
|-----------------------|-------------------|

| | |
|---------------|---------------|
| Mounting Type | Surface Mount |
|---------------|---------------|

| | |
|----------------|-----------|
| Package / Case | 112-LFBGA |
|----------------|-----------|

| | |
|-------------------------|-------------------|
| Supplier Device Package | 112-LFBGA (10x10) |
|-------------------------|-------------------|

| | |
|--------------|---|
| Purchase URL | https://www.e-xfl.com/product-detail/silicon-labs/efm32wg290f64-bga112 |
|--------------|---|

1 Ordering Information

Table 1.1 (p. 2) shows the available EFM32WG290 devices.

Table 1.1. Ordering Information

| Ordering Code | Flash (kB) | RAM (kB) | Max Speed (MHz) | Supply Voltage (V) | Temperature (°C) | Package |
|-----------------------|------------|----------|-----------------|--------------------|------------------|---------|
| EFM32WG290F64-BGA112 | 64 | 32 | 48 | 1.98 - 3.8 | -40 - 85 | BGA112 |
| EFM32WG290F128-BGA112 | 128 | 32 | 48 | 1.98 - 3.8 | -40 - 85 | BGA112 |
| EFM32WG290F256-BGA112 | 256 | 32 | 48 | 1.98 - 3.8 | -40 - 85 | BGA112 |

Visit www.silabs.com for information on global distributors and representatives.

2.1.11 TFT Direct Drive

The EBI contains a TFT controller which can drive a TFT via a 565 RGB interface. The TFT controller supports programmable display and port sizes and offers accurate control of frequency and setup and hold timing. Direct Drive is supported for TFT displays which do not have their own frame buffer. In that case TFT Direct Drive can transfer data from either on-chip memory or from an external memory device to the TFT at low CPU load. Automatic alpha-blending and masking is also supported for transfers through the EBI interface.

2.1.12 Inter-Integrated Circuit Interface (I²C)

The I²C module provides an interface between the MCU and a serial I²C-bus. It is capable of acting as both a master and a slave, and supports multi-master buses. Both standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates all the way from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also provided to allow implementation of an SMBus compliant system. The interface provided to software by the I²C module, allows both fine-grained control of the transmission process and close to automatic transfers. Automatic recognition of slave addresses is provided in all energy modes.

2.1.13 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous Asynchronous serial Receiver and Transmitter (USART) is a very flexible serial I/O module. It supports full duplex asynchronous UART communication as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with ISO7816 SmartCards, IrDA and I2S devices.

2.1.14 Pre-Programmed UART Bootloader

The bootloader presented in application note AN0003 is pre-programmed in the device at factory. Auto-baud and destructive write are supported. The autobaud feature, interface and commands are described further in the application note.

2.1.15 Universal Asynchronous Receiver/Transmitter (UART)

The Universal Asynchronous serial Receiver and Transmitter (UART) is a very flexible serial I/O module. It supports full- and half-duplex asynchronous UART communication.

2.1.16 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUARTTM, the Low Energy UART, is a UART that allows two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud/s. The LEUART includes all necessary hardware support to make asynchronous serial communication possible with minimum of software intervention and energy consumption.

2.1.17 Timer/Counter (TIMER)

The 16-bit general purpose Timer has 3 compare/capture channels for input capture and compare/Pulse-Width Modulation (PWM) output. TIMERO also includes a Dead-Time Insertion module suitable for motor control applications.

2.1.18 Real Time Counter (RTC)

The Real Time Counter (RTC) contains a 24-bit counter and is clocked either by a 32.768 kHz crystal oscillator, or a 32.768 kHz RC oscillator. In addition to energy modes EM0 and EM1, the RTC is also

2.1.27 Low Energy Sensor Interface (LESENSE)

The Low Energy Sensor Interface (LESENSETM), is a highly configurable sensor interface with support for up to 16 individually configurable sensors. By controlling the analog comparators and DAC, LESENSE is capable of supporting a wide range of sensors and measurement schemes, and can for instance measure LC sensors, resistive sensors and capacitive sensors. LESENSE also includes a programmable FSM which enables simple processing of measurement results without CPU intervention. LESENSE is available in energy mode EM2, in addition to EM0 and EM1, making it ideal for sensor monitoring in applications with a strict energy budget.

2.1.28 Backup Power Domain

The backup power domain is a separate power domain containing a Backup Real Time Counter, BURTC, and a set of retention registers, available in all energy modes. This power domain can be configured to automatically change power source to a backup battery when the main power drains out. The backup power domain enables the EFM32WG290 to keep track of time and retain data, even if the main power source should drain out.

2.1.29 Advanced Encryption Standard Accelerator (AES)

The AES accelerator performs AES encryption and decryption with 128-bit or 256-bit keys. Encrypting or decrypting one 128-bit data block takes 52 HFCORECLK cycles with 128-bit keys and 75 HFCORECLK cycles with 256-bit keys. The AES module is an AHB slave which enables efficient access to the data and key registers. All write accesses to the AES module must be 32-bit operations, i.e. 8- or 16-bit operations are not supported.

2.1.30 General Purpose Input/Output (GPIO)

In the EFM32WG290, there are 90 General Purpose Input/Output (GPIO) pins, which are divided into ports with up to 16 pins each. These pins can individually be configured as either an output or input. More advanced configurations like open-drain, filtering and drive strength can also be configured individually for the pins. The GPIO pins can also be overridden by peripheral pin connections, like Timer PWM outputs or USART communication, which can be routed to several locations on the device. The GPIO supports up to 16 asynchronous external pin interrupts, which enables interrupts from any pin on the device. Also, the input value of a pin can be routed through the Peripheral Reflex System to other peripherals.

2.2 Configuration Summary

The features of the EFM32WG290 is a subset of the feature set described in the EFM32WG Reference Manual. Table 2.1 (p. 7) describes device specific implementation of the features.

Table 2.1. Configuration Summary


| Module | Configuration | Pin Connections |
|-----------|--------------------|----------------------------------|
| Cortex-M4 | Full configuration | NA |
| DBG | Full configuration | DBG_SWCLK, DBG_SWDIO, DBG_SWO |
| MSC | Full configuration | NA |
| DMA | Full configuration | NA |
| RMU | Full configuration | NA |
| EMU | Full configuration | NA |
| CMU | Full configuration | CMU_OUT0, CMU_OUT1 |
| WDOG | Full configuration | NA |

| Module | Configuration | Pin Connections |
|----------|---|---|
| PRS | Full configuration | NA |
| EBI | Full configuration | EBI_A[27:0], EBI_AD[15:0], EBI_ARDY, EBI_ALE, EBI_BL[1:0], EBI_CS[3:0], EBI_CSTFT, EBI_DCLK, EBI_DTEN, EBI_HSNC, EBI_NANDREn, EBI_NANDWE _n , EBI_REn, EBI_VSNC, EBI_WEn |
| I2C0 | Full configuration | I2C0_SDA, I2C0_SCL |
| I2C1 | Full configuration | I2C1_SDA, I2C1_SCL |
| USART0 | Full configuration with IrDA | US0_TX, US0_RX, US0_CLK, US0_CS |
| USART1 | Full configuration with I2S | US1_TX, US1_RX, US1_CLK, US1_CS |
| USART2 | Full configuration with I2S | US2_TX, US2_RX, US2_CLK, US2_CS |
| UART0 | Full configuration | U0_TX, U0_RX |
| UART1 | Full configuration | U1_TX, U1_RX |
| LEUART0 | Full configuration | LEU0_TX, LEU0_RX |
| LEUART1 | Full configuration | LEU1_TX, LEU1_RX |
| TIMER0 | Full configuration with DTI | TIM0_CC[2:0], TIM0_CDTI[2:0] |
| TIMER1 | Full configuration | TIM1_CC[2:0] |
| TIMER2 | Full configuration | TIM2_CC[2:0] |
| TIMER3 | Full configuration | TIM3_CC[2:0] |
| RTC | Full configuration | NA |
| BURTC | Full configuration | NA |
| LETIMER0 | Full configuration | LET0_O[1:0] |
| PCNT0 | Full configuration, 16-bit count register | PCNT0_S[1:0] |
| PCNT1 | Full configuration, 8-bit count register | PCNT1_S[1:0] |
| PCNT2 | Full configuration, 8-bit count register | PCNT2_S[1:0] |
| ACMP0 | Full configuration | ACMP0_CH[7:0], ACMP0_O |
| ACMP1 | Full configuration | ACMP1_CH[7:0], ACMP1_O |
| VCMP | Full configuration | NA |
| ADC0 | Full configuration | ADC0_CH[7:0] |
| DAC0 | Full configuration | DAC0_OUT[1:0], DAC0_OUTxALT |
| OPAMP | Full configuration | Outputs: OPAMP_OUTx, OPAMP_OUTxALT, Inputs: OPAMP_Px, OPAMP_Nx |
| AES | Full configuration | NA |
| GPIO | 90 pins | Available pins are shown in Table 4.3 (p. 67) |

2.3 Memory Map

The *EFM32WG290* memory map is shown in Figure 2.2 (p. 9), with RAM and Flash sizes for the largest memory configuration.

Figure 2.2. EFM32WG290 Memory Map with largest RAM and Flash sizes



3 Electrical Characteristics

3.1 Test Conditions

3.1.1 Typical Values

The typical data are based on $T_{AMB}=25^{\circ}\text{C}$ and $V_{DD}=3.0\text{ V}$, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

3.1.2 Minimum and Maximum Values

The minimum and maximum values represent the worst conditions of ambient temperature, supply voltage and frequencies, as defined in Table 3.2 (p. 10), by simulation and/or technology characterisation unless otherwise specified.

3.2 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings, and functional operation under such conditions are not guaranteed. Stress beyond the limits specified in Table 3.1 (p. 10) may affect the device reliability or cause permanent damage to the device. Functional operating conditions are given in Table 3.2 (p. 10).

Table 3.1. Absolute Maximum Ratings

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------|-------------------------------|-------------------------------------|------|-----|------------------|------|
| T_{STG} | Storage temperature range | | -40 | | 150 ¹ | °C |
| T_S | Maximum soldering temperature | Latest IPC/JEDEC J-STD-020 Standard | | | 260 | °C |
| V_{DDMAX} | External main supply voltage | | 0 | | 3.8 | V |
| V_{IOPIN} | Voltage on any I/O pin | | -0.3 | | $V_{DD}+0.3$ | V |

¹Based on programmed devices tested for 10000 hours at 150°C. Storage temperature affects retention of preprogrammed calibration values stored in flash. Please refer to the Flash section in the Electrical Characteristics for information on flash data retention for different temperatures.

3.3 General Operating Conditions

3.3.1 General Operating Conditions

Table 3.2. General Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------|------------------------------|------|-----|-----|------|
| T_{AMB} | Ambient temperature range | -40 | | 85 | °C |
| V_{DDOP} | Operating supply voltage | 1.98 | | 3.8 | V |
| f_{APB} | Internal APB clock frequency | | | 48 | MHz |
| f_{AHB} | Internal AHB clock frequency | | | 48 | MHz |

3.3.2 Environmental

Table 3.3. Environmental

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------------|---------------------------------|-----------------------|-----|-----|------|------|
| V_{ESDHBM} | ESD (Human Body Model HBM) | $T_{AMB}=25^{\circ}C$ | | | 2500 | V |
| V_{ESDCDM} | ESD (Charged Device Model, CDM) | $T_{AMB}=25^{\circ}C$ | | | 750 | V |

Latch-up sensitivity passed: $\pm 100 \text{ mA}/1.5 \times V_{SUPPLY}(\text{max})$ according to JEDEC JESD 78 method Class II, 85°C .

3.4 Current Consumption

Table 3.4. Current Consumption

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-----------|--|---|-----|-----|-----|--------------------------|
| I_{EM0} | EM0 current. No prescaling. Running prime number calculation code from Flash. (Production test condition = 14 MHz) | 48 MHz HF XO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=25^{\circ}\text{C}$ | | 225 | 236 | $\mu\text{A}/\text{MHz}$ |
| | | 48 MHz HF XO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=85^{\circ}\text{C}$ | | 225 | | $\mu\text{A}/\text{MHz}$ |
| | | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=25^{\circ}\text{C}$ | | 226 | 238 | $\mu\text{A}/\text{MHz}$ |
| | | 28 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=85^{\circ}\text{C}$ | | 227 | | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=25^{\circ}\text{C}$ | | 228 | 240 | $\mu\text{A}/\text{MHz}$ |
| | | 21 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=85^{\circ}\text{C}$ | | 229 | | $\mu\text{A}/\text{MHz}$ |
| | | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=25^{\circ}\text{C}$ | | 230 | 243 | $\mu\text{A}/\text{MHz}$ |
| | | 14 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=85^{\circ}\text{C}$ | | 231 | | $\mu\text{A}/\text{MHz}$ |
| | | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=25^{\circ}\text{C}$ | | 232 | 245 | $\mu\text{A}/\text{MHz}$ |
| | | 11 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=85^{\circ}\text{C}$ | | 233 | | $\mu\text{A}/\text{MHz}$ |
| | | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=25^{\circ}\text{C}$ | | 238 | 250 | $\mu\text{A}/\text{MHz}$ |
| | | 6.6 MHz HFRCO, all peripheral clocks disabled, $V_{DD}= 3.0 \text{ V}$, $T_{AMB}=85^{\circ}\text{C}$ | | 238 | | $\mu\text{A}/\text{MHz}$ |

Figure 3.5. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 11MHz





Figure 3.6. EM1 Current consumption with all peripheral clocks disabled and HFRCO running at 6.6MHz



3.6 Power Management

The EFM32WG requires the AVDD_x, VDD_DREG and IOVDD_x pins to be connected together (with optional filter) at the PCB level. For practical schematic recommendations, please see the application note, "AN0002 EFM32 Hardware Design Considerations".

Table 3.6. Power Management

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------------------|--|--|------|------|------|------|
| V _{BODextthr-} | BOD threshold on falling external supply voltage | | 1.74 | | 1.96 | V |
| V _{BODextthr+} | BOD threshold on rising external supply voltage | | | 1.85 | 1.98 | V |
| V _{PORthr+} | Power-on Reset (POR) threshold on rising external supply voltage | | | | 1.98 | V |
| t _{RESET} | Delay from reset is released until program execution starts | Applies to Power-on Reset, Brown-out Reset and pin reset. | | 163 | | μs |
| C _{DECOPPLE} | Voltage regulator decoupling capacitor. | X5R capacitor recommended. Apply between DECOUPLE pin and GROUND | | 1 | | μF |


3.7 Flash

Table 3.7. Flash


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|----------------------|---|-------------------------|-------|------|----------------|--------|
| EC _{FLASH} | Flash erase cycles before failure | | 20000 | | | cycles |
| RET _{FLASH} | Flash data retention | T _{AMB} <150°C | 10000 | | | h |
| | | T _{AMB} <85°C | 10 | | | years |
| | | T _{AMB} <70°C | 20 | | | years |
| t _{W_PROG} | Word (32-bit) programming time | | 20 | | | μs |
| t _{PERASE} | Page erase time | | 20 | 20.4 | 20.8 | ms |
| t _{DERASE} | Device erase time | | 40 | 40.8 | 41.6 | ms |
| I _{ERASE} | Erase current | | | | 7 ¹ | mA |
| I _{WRITE} | Write current | | | | 7 ¹ | mA |
| V _{FLASH} | Supply voltage during flash erase and write | | 1.98 | | 3.8 | V |

¹Measured at 25°C


| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-----------------------|--|---|----------------------|------|---------------------|------|
| | | Sinking 20 mA, V _{DD} =3.0 V, GPIO_Px_CTRL DRIVEMODE = HIGH | | | 0.25V _{DD} | V |
| I _{IOLEAK} | Input leakage current | High Impedance IO connected to GROUND or Vdd | | ±0.1 | ±100 | nA |
| R _{PU} | I/O pin pull-up resistor | | | 40 | | kOhm |
| R _{PD} | I/O pin pull-down resistor | | | 40 | | kOhm |
| R _{IOESD} | Internal ESD series resistor | | | 200 | | Ohm |
| t _{IOGLITCH} | Pulse width of pulses to be removed by the glitch suppression filter | | 10 | | 50 | ns |
| t _{IOOF} | Output fall time | GPIO_Px_CTRL DRIVEMODE = LOWEST and load capacitance C _L =12.5-25pF. | 20+0.1C _L | | 250 | ns |
| | | GPIO_Px_CTRL DRIVEMODE = LOW and load capacitance C _L =350-600pF | 20+0.1C _L | | 250 | ns |
| V _{IOHYST} | I/O pin hysteresis (V _{IOTHRI} - V _{IOTHR-}) | V _{DD} = 1.98 - 3.8 V | 0.10V _{DD} | | | V |

Figure 3.28. ADC Differential Linearity Error vs Code, Vdd = 3V, Temp = 25°C


1.25V Reference




2.5V Reference






2XVDDVSS Reference



5VDIFF Reference



VDD Reference

Figure 3.34. OPAMP Negative Power Supply Rejection Ratio**Figure 3.35. OPAMP Voltage Noise Spectral Density (Unity Gain) $V_{out}=1V$** **Figure 3.36. OPAMP Voltage Noise Spectral Density (Non-Unity Gain)**

4 Pinout and Package

Note

Please refer to the application note "AN0002 EFM32 Hardware Design Considerations" for guidelines on designing Printed Circuit Boards (PCB's) for the EFM32WG290.

4.1 Pinout

The *EFM32WG290* pinout is shown in Figure 4.1 (p. 57) and Table 4.1 (p. 57). Alternate locations are denoted by "#" followed by the location number (Multiple locations on the same pin are split with "/"). Alternate locations can be configured in the LOCATION bitfield in the *_ROUTE register in the module in question.

Figure 4.1. EFM32WG290 Pinout (top view, not to scale)





Table 4.1. Device Pinout

| BGA112 Pin# and Name | | Pin Alternate Functionality / Description | | | | |
|----------------------|----------|---|-----------------|-------------|--|------------------------------|
| Pin # | Pin Name | Analog | EBI | Timers | Communication | Other |
| A1 | PE15 | | EBI_AD07 #0/1/2 | TIM3_CC1 #0 | LEU0_RX #2 | |
| A2 | PE14 | | EBI_AD06 #0/1/2 | TIM3_CCO #0 | LEU0_TX #2 | |
| A3 | PE12 | | EBI_AD04 #0/1/2 | TIM1_CC2 #1 | US0_RX #3 US0_CLK #0 I2C0_SDA #6 | CMU_CLK1 #2 LES_ALTEX6 #0 |

| BGA112 Pin# and Name | | Pin Alternate Functionality / Description | | | | |
|----------------------|----------|--|-----------------|-------------------------------|---|-----------------------------------|
| Pin # | Pin Name | Analog | EBI | Timers | Communication | Other |
| | | | | | | ETM_TD1 #3 |
| D2 | PA2 | | EBI_AD11 #0/1/2 | TIM0_CC2 #0/1 | | CMU_CLK0 #0 ETM_TD0 #3 |
| D3 | PB15 | | | | | ETM_TD2 #1 |
| D4 | VSS | Ground | | | | |
| D5 | IOVDD_6 | Digital IO power supply 6. | | | | |
| D6 | PD9 | | EBI_CS0 #0/1/2 | | | |
| D7 | IOVDD_5 | Digital IO power supply 5. | | | | |
| D8 | PF1 | | | TIM0_CC1 #5 LETIMO_OUT1 #2 | US1_CS #2 LEU0_RX #3 I2C0_SCL #5 | DBG_SWDIO #0/1/2/3 GPIO_EM4WU3 |
| D9 | PE7 | | EBI_A14 #0/1/2 | | US0_TX #1 | |
| D10 | PC8 | ACMP1_CH0 | EBI_A15 #0/1/2 | TIM2_CC0 #2 | US0_CS #2 | LES_CH8 #0 |
| D11 | PC9 | ACMP1_CH1 | EBI_A09 #1/2 | TIM2_CC1 #2 | US0_CLK #2 | LES_CH9 #0 GPIO_EM4WU2 |
| E1 | PA6 | | EBI_AD15 #0/1/2 | | LEU1_RX #1 | ETM_TCLK #3 GPIO_EM4WU1 |
| E2 | PA5 | | EBI_AD14 #0/1/2 | TIM0_CDTI2 #0 | LEU1_TX #1 | LES_ALTEX4 #0 ETM_TD3 #3 |
| E3 | PA4 | | EBI_AD13 #0/1/2 | TIM0_CDTI1 #0 | U0_RX #2 | LES_ALTEX3 #0 ETM_TD2 #3 |
| E4 | PB0 | | EBI_A16 #0/1/2 | TIM1_CC0 #2 | | |
| E8 | PF0 | | | TIM0_CC0 #5 LETIMO_OUT0 #2 | US1_CLK #2 LEU0_TX #3 I2C0_SDA #5 | DBG_SWCLK #0/1/2/3 |
| E9 | PE0 | | EBI_A07 #0/1/2 | TIM3_CC0 #1 PCNT0_S0IN #1 | U0_TX #1 I2C1_SDA #2 | |
| E10 | PE1 | | EBI_A08 #0/1/2 | TIM3_CC1 #1 PCNT0_S1IN #1 | U0_RX #1 I2C1_SCL #2 | |
| E11 | PE3 | BU_STAT | EBI_A10 #0 | | U1_RX #3 | ACMP1_O #1 |
| F1 | PB1 | | EBI_A17 #0/1/2 | TIM1_CC1 #2 | | |
| F2 | PB2 | | EBI_A18 #0/1/2 | TIM1_CC2 #2 | | |
| F3 | PB3 | | EBI_A19 #0/1/2 | PCNT1_S0IN #1 | US2_TX #1 | |
| F4 | PB4 | | EBI_A20 #0/1/2 | PCNT1_S1IN #1 | US2_RX #1 | |
| F8 | VDD_DREG | Power supply for on-chip voltage regulator. | | | | |
| F9 | VSS_DREG | Ground for on-chip voltage regulator. | | | | |
| F10 | PE2 | BU_VOUT | EBI_A09 #0 | TIM3_CC2 #1 | U1_TX #3 | ACMP0_O #1 |
| F11 | DECUPLE | Decouple output for on-chip voltage regulator. An external capacitance of size C _{DECUPLE} is required at this pin. | | | | |
| G1 | PB5 | | EBI_A21 #0/1/2 | | US2_CLK #1 | |
| G2 | PB6 | | EBI_A22 #0/1/2 | | US2_CS #1 | |
| G3 | VSS | Ground | | | | |
| G4 | IOVDD_0 | Digital IO power supply 0. | | | | |
| G8 | IOVDD_4 | Digital IO power supply 4. | | | | |
| G9 | VSS | Ground | | | | |
| G10 | PC6 | ACMP0_CH6 | EBI_A05 #0/1/2 | | LEU1_TX #0 I2C0_SDA #2 | LES_CH6 #0 ETM_TCLK #2 |

| Alternate | LOCATION | | | | | | | |
|---------------|----------|------|------|------|------|------|---|---|
| Functionality | 0 | 1 | 2 | 3 | 4 | 5 | 6 | Description |
| LETIM0_OUT1 | PD7 | PB12 | PF1 | PC5 | | | | Low Energy Timer LETIM0, output channel 1. |
| LEU0_RX | PD5 | PB14 | PE15 | PF1 | PA0 | | | LEUART0 Receive input. |
| LEU0_TX | PD4 | PB13 | PE14 | PF0 | PF2 | | | LEUART0 Transmit output. Also used as receive input in half duplex communication. |
| LEU1_RX | PC7 | PA6 | | | | | | LEUART1 Receive input. |
| LEU1_TX | PC6 | PA5 | | | | | | LEUART1 Transmit output. Also used as receive input in half duplex communication. |
| LFXTAL_N | PB8 | | | | | | | Low Frequency Crystal (typically 32.768 kHz) negative pin. Also used as an optional external clock input pin. |
| LFXTAL_P | PB7 | | | | | | | Low Frequency Crystal (typically 32.768 kHz) positive pin. |
| PCNT0_S0IN | PC13 | PE0 | PC0 | PD6 | | | | Pulse Counter PCNT0 input number 0. |
| PCNT0_S1IN | PC14 | PE1 | PC1 | PD7 | | | | Pulse Counter PCNT0 input number 1. |
| PCNT1_S0IN | PC4 | PB3 | | | | | | Pulse Counter PCNT1 input number 0. |
| PCNT1_S1IN | PC5 | PB4 | | | | | | Pulse Counter PCNT1 input number 1. |
| PCNT2_S0IN | PD0 | PE8 | | | | | | Pulse Counter PCNT2 input number 0. |
| PCNT2_S1IN | PD1 | PE9 | | | | | | Pulse Counter PCNT2 input number 1. |
| PRS_CH0 | PA0 | PF3 | | | | | | Peripheral Reflex System PRS, channel 0. |
| PRS_CH1 | PA1 | PF4 | | | | | | Peripheral Reflex System PRS, channel 1. |
| PRS_CH2 | PC0 | PF5 | | | | | | Peripheral Reflex System PRS, channel 2. |
| PRS_CH3 | PC1 | PE8 | | | | | | Peripheral Reflex System PRS, channel 3. |
| TIM0_CC0 | PA0 | PA0 | PF6 | PD1 | PA0 | PF0 | | Timer 0 Capture Compare input / output channel 0. |
| TIM0_CC1 | PA1 | PA1 | PF7 | PD2 | PC0 | PF1 | | Timer 0 Capture Compare input / output channel 1. |
| TIM0_CC2 | PA2 | PA2 | PF8 | PD3 | PC1 | PF2 | | Timer 0 Capture Compare input / output channel 2. |
| TIM0_CDTI0 | PA3 | PC13 | PF3 | PC13 | PC2 | PF3 | | Timer 0 Complimentary Deat Time Insertion channel 0. |
| TIM0_CDTI1 | PA4 | PC14 | PF4 | PC14 | PC3 | PF4 | | Timer 0 Complimentary Deat Time Insertion channel 1. |
| TIM0_CDTI2 | PA5 | PC15 | PF5 | PC15 | PC4 | PF5 | | Timer 0 Complimentary Deat Time Insertion channel 2. |
| TIM1_CC0 | PC13 | PE10 | PB0 | PB7 | PD6 | | | Timer 1 Capture Compare input / output channel 0. |
| TIM1_CC1 | PC14 | PE11 | PB1 | PB8 | PD7 | | | Timer 1 Capture Compare input / output channel 1. |
| TIM1_CC2 | PC15 | PE12 | PB2 | PB11 | PC13 | | | Timer 1 Capture Compare input / output channel 2. |
| TIM2_CC0 | PA8 | PA12 | PC8 | | | | | Timer 2 Capture Compare input / output channel 0. |
| TIM2_CC1 | PA9 | PA13 | PC9 | | | | | Timer 2 Capture Compare input / output channel 1. |
| TIM2_CC2 | PA10 | PA14 | PC10 | | | | | Timer 2 Capture Compare input / output channel 2. |
| TIM3_CC0 | PE14 | PE0 | | | | | | Timer 3 Capture Compare input / output channel 0. |
| TIM3_CC1 | PE15 | PE1 | | | | | | Timer 3 Capture Compare input / output channel 1. |
| TIM3_CC2 | PA15 | PE2 | | | | | | Timer 3 Capture Compare input / output channel 2. |
| U0_RX | PF7 | PE1 | PA4 | PC15 | | | | UART0 Receive input. |
| U0_TX | PF6 | PE0 | PA3 | PC14 | | | | UART0 Transmit output. Also used as receive input in half duplex communication. |
| U1_RX | PC13 | | PB10 | PE3 | | | | UART1 Receive input. |
| U1_TX | PC12 | | PB9 | PE2 | | | | UART1 Transmit output. Also used as receive input in half duplex communication. |
| US0_CLK | PE12 | PE5 | PC9 | PC15 | PB13 | PB13 | | USART0 clock input / output. |
| US0_CS | PE13 | PE4 | PC8 | PC14 | PB14 | PB14 | | USART0 chip select input / output. |
| US0_RX | PE11 | PE6 | PC10 | PE12 | PB8 | PC1 | | USART0 Asynchronous Receive. |

Figure 5.2. BGA112 PCB Solder Mask**Table 5.2. BGA112 PCB Solder Mask Dimensions (Dimensions in mm)**


| Symbol | Dim. (mm) |
|--------|-----------|
| a | 0.48 |
| b | 0.80 |
| d | 8.00 |
| e | 8.00 |

6 Chip Marking, Revision and Errata

6.1 Chip Marking

In the illustration below package fields and position are shown.

Figure 6.1. Example Chip Marking (top view)



6.2 Revision

The revision of a chip can be determined from the "Revision" field in Figure 6.1 (p. 73) .

6.3 Errata

Please see the errata document for EFM32WG290 for description and resolution of device erratas. This document is available in Simplicity Studio and online at:

<http://www.silabs.com/support/pages/document-library.aspx?p=MCUs--32-bit>

7 Revision History

7.1 Revision 1.40

June 13th, 2014

Removed "Preliminary" markings.

Corrected single power supply voltage minimum value from 1.85V to 1.98V.

Added AUXHFRCO to blockdiagram and electrical characteristics.

Updated current consumption data.

Updated transition between energy modes data.

Updated power management data.

Updated GPIO data.

Updated LFRCO, HFRCO and ULFRCO data.

Updated ADC data.

Updated DAC data.

Updated OPAMP data.

Updated ACMP data.

Updated VCMP data.

Added EBI timing chapter.

7.2 Revision 1.31

November 21st, 2013

Updated figures.

Updated errata-link.

Updated chip marking.

Added link to Environmental and Quality information.

Re-added missing DAC-data.

7.3 Revision 1.30

September 30th, 2013

Added I2C characterization data.

Added SPI characterization data.

Corrected the DAC and OPAMP2 pin sharing information in the Alternate Functionality Pinout section.

Corrected the ADC resolution from 12, 10 and 6 bit to 12, 8 and 6 bit.

B Contact Information

Silicon Laboratories Inc.
400 West Cesar Chavez
Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:
<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>
and register to submit a technical support request.

Table of Contents

| | |
|--|----|
| 1. Ordering Information | 2 |
| 2. System Summary | 3 |
| 2.1. System Introduction | 3 |
| 2.2. Configuration Summary | 7 |
| 2.3. Memory Map | 8 |
| 3. Electrical Characteristics | 10 |
| 3.1. Test Conditions | 10 |
| 3.2. Absolute Maximum Ratings | 10 |
| 3.3. General Operating Conditions | 10 |
| 3.4. Current Consumption | 11 |
| 3.5. Transition between Energy Modes | 17 |
| 3.6. Power Management | 18 |
| 3.7. Flash | 18 |
| 3.8. General Purpose Input Output | 19 |
| 3.9. Oscillators | 27 |
| 3.10. Analog Digital Converter (ADC) | 32 |
| 3.11. Digital Analog Converter (DAC) | 42 |
| 3.12. Operational Amplifier (OPAMP) | 43 |
| 3.13. Analog Comparator (ACMP) | 47 |
| 3.14. Voltage Comparator (VCMP) | 49 |
| 3.15. EBI | 49 |
| 3.16. I2C | 53 |
| 3.17. USART SPI | 54 |
| 3.18. Digital Peripherals | 56 |
| 4. Pinout and Package | 57 |
| 4.1. Pinout | 57 |
| 4.2. Alternate Functionality Pinout | 61 |
| 4.3. GPIO Pinout Overview | 67 |
| 4.4. Opamp Pinout Overview | 67 |
| 4.5. BGA112 Package | 68 |
| 5. PCB Layout and Soldering | 70 |
| 5.1. Recommended PCB Layout | 70 |
| 5.2. Soldering Information | 72 |
| 6. Chip Marking, Revision and Errata | 73 |
| 6.1. Chip Marking | 73 |
| 6.2. Revision | 73 |
| 6.3. Errata | 73 |
| 7. Revision History | 74 |
| 7.1. Revision 1.40 | 74 |
| 7.2. Revision 1.31 | 74 |
| 7.3. Revision 1.30 | 74 |
| 7.4. Revision 1.20 | 75 |
| 7.5. Revision 1.10 | 75 |
| 7.6. Revision 1.00 | 75 |
| 7.7. Revision 0.95 | 75 |
| 7.8. Revision 0.90 | 75 |
| A. Disclaimer and Trademarks | 76 |
| A.1. Disclaimer | 76 |
| A.2. Trademark Information | 76 |
| B. Contact Information | 77 |
| B.1. | 77 |