

Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - DSP \(Digital Signal Processors\)](#)

[Embedded - DSP \(Digital Signal Processors\)](#) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

### Applications of [Embedded - DSP \(Digital Signal Processors\)](#)

#### Details

|                         |   |
|-------------------------|---|
| Product Status          | Active  |
| Type                    | Floating Point  |
| Interface               | EBI/EMI, DAI, I <sup>2</sup> C, SPI, SPORT, UART/USART  |
| Clock Rate              | 300MHz  |
| Non-Volatile Memory     | External  |
| On-Chip RAM             | 3Mbit   |
| Voltage - I/O           | 3.30V   |
| Voltage - Core          | 1.10V   |
| Operating Temperature   | -40°C ~ 125°C (TJ)  |
| Mounting Type           | Surface Mount   |
| Package / Case          | 100-LQFP Exposed Pad  |
| Supplier Device Package | 100-LQFP-EP (14x14)   |
| Purchase URL            | <a href="https://www.e-xfl.com/product-detail/analog-devices/ad21488wbswz2a02">https://www.e-xfl.com/product-detail/analog-devices/ad21488wbswz2a02</a> |

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## TABLE OF CONTENTS

|                                      |    |  |    |
|--------------------------------------|----|--|----|
| General Description .....            | 3  | Maximum Power Dissipation .....        | 21 |
| Family Core Architecture .....       | 4  | Package Information .....              | 21 |
| Family Peripheral Architecture ..... | 7  | Timing Specifications .....            | 22 |
| I/O Processor Features .....         | 10 | Output Drive Currents .....            | 55 |
| System Design .....                  | 11 | Test Conditions .....                  | 55 |
| Development Tools .....              | 12 | Capacitive Loading .....               | 55 |
| Additional Information .....         | 13 | Thermal Characteristics .....          | 56 |
| Related Signal Chains .....          | 13 | 100-LQFP_EP Lead Assignment .....      | 58 |
| Pin Function Descriptions .....      | 14 | 176-Lead LQFP_EP Lead Assignment ..... | 60 |
| Specifications .....                 | 18 | Outline Dimensions .....               | 64 |
| Operating Conditions .....           | 18 | Surface-Mount Design .....             | 65 |
| Electrical Characteristics .....     | 19 | Automotive Products .....              | 66 |
| Absolute Maximum Ratings .....       | 21 | Ordering Guide .....                   | 66 |
| ESD Sensitivity .....                | 21 |  |    |

## REVISION HISTORY

### 5/2016—Rev. C to Rev. D

|  |    |
|--|----|
| Changes to <a href="#">AMI Read</a> .....            | 33 |
| Updated <a href="#">Outline Dimensions</a> .....     | 64 |
| Changes to <a href="#">Automotive Products</a> ..... | 66 |
| Changes to <a href="#">Ordering Guide</a> .....      | 66 |

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

The diagram on [Page 1](#) shows the two clock domains that make up the ADSP-2148x processors. The core clock domain contains the following features:

- Two processing elements (PE<sub>x</sub>, PE<sub>y</sub>), each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting 2x64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (5 Mbit) and mask-programmable ROM (4 Mbit)
- JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints which allows flexible exception handling.

The block diagram of the ADSP-2148x on [Page 1](#) also shows the peripheral clock domain (also known as the I/O processor) which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an AMI and SDRAM controller
- 4 units for PWM control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnects, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2-wire interface (TWI), one UART, two serial peripheral interfaces (SPI), 2 precision clock generators (PCG), pulse width modulation (PWM), and a flexible signal routing unit (DPI SRU2).

As shown in the SHARC core block diagram on [Page 5](#), the processor uses two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 2.7 GFLOPS running at 450 MHz.

## FAMILY CORE ARCHITECTURE

The ADSP-2148x is code compatible at the assembly level with the ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2148x shares architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x and ADSP-2116x SIMD SHARC processors, as shown in [Figure 2](#) and detailed in the following sections.

## SIMD Computational Engine

The ADSP-2148x contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

## Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle and are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

## Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

## Data Register File

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

## Context Switch

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489




Figure 2. SHARC Core Block Diagram

## Universal Registers

These registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral registers (control/status).

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

## Single-Cycle Fetch of Instruction and Four Operands

The ADSP-2148x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data. With its separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.

## Instruction Cache

The processor includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose

fetches conflict with PM bus data accesses are cached. This cache allows full speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

## Data Address Generators With Zero-Overhead Hardware Circular Buffer Support

The two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

## Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the processor can conditionally execute a multiply, an add, and a

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

- Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

Non-SDRAM external memory address space is shown in [Table 5](#).

**Table 5. External Memory for Non-SDRAM Addresses**

| Bank   | Size in Words | Address Range           |
|--------|---------------|-------------------------|
| Bank 0 | 6M            | 0x0020 0000–0x007F FFFF |
| Bank 1 | 8M            | 0x0400 0000–0x047F FFFF |
| Bank 2 | 8M            | 0x0800 0000–0x087F FFFF |
| Bank 3 | 8M            | 0x0C00 0000–0x0C7F FFFF |

## External Port

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 176-lead LQFP, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types.

## Asynchronous Memory Controller

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and banks 1, 2, and 3 occupy a 8M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

## SDRAM Controller

The SDRAM controller provides an interface of up to four separate banks of industry-standard SDRAM devices at speeds up to  $f_{SDCLK}$ . Fully compliant with the SDRAM standard, each bank has its own memory select line ( $\overline{MS0}$ – $\overline{MS3}$ ), and can be configured to contain between 4M bytes and 256M bytes of memory. SDRAM external memory address space is shown in [Table 6](#). NOTE: this feature is not available on the ADSP-21486 model.

**Table 6. External Memory for SDRAM Addresses**

| Bank   | Size in Words | Address Range           |
|--------|---------------|-------------------------|
| Bank 0 | 62M           | 0x0020 0000–0x03FF FFFF |
| Bank 1 | 64M           | 0x0400 0000–0x07FF FFFF |
| Bank 2 | 64M           | 0x0800 0000–0x0BFF FFFF |
| Bank 3 | 64M           | 0x0C00 0000–0x0FFF FFFF |

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. Note that 32-bit wide devices are not supported on the SDRAM and AMI interfaces.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

## SIMD Access to External Memory

The SDRAM controller on the processor supports SIMD access on the 64-bit EPD (external port data bus) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This removes the need to explicitly access the complimentary registers when the data is in external SDRAM memory.

## VISA and ISA Access to External Memory

The SDRAM controller on the ADSP-2148x processors supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported. Note that code execution is only supported from bank 0 regardless of VISA/ISA. [Table 7](#) shows the address ranges for instruction fetch in each mode.

**Table 7. External Bank 0 Instruction Fetch**

| Access Type | Size in Words | Address Range           |
|-------------|---------------|-------------------------|
| ISA (NW)    | 4M            | 0x0020 0000–0x005F FFFF |
| VISA (SW)   | 10M           | 0x0060 0000–0x00FF FFFF |

## Pulse-Width Modulation

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in non-paired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs generating 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

The outputs of PCG A and B can be routed through the DAI pins and the outputs of PCG C and D can be driven on to the DAI as well as the DPI pins.

## Digital Peripheral Interface (DPI)

The ADSP-2148x SHARC processors have a digital peripheral interface that provides connections to two serial peripheral interface ports (SPI), one universal asynchronous receiver-transmitter (UART), 12 flags, a 2-wire interface (TWI), three PWM modules (PWM3-1), and two general-purpose timers.

## Serial Peripheral (Compatible) Interface (SPI)

The SPI is an industry-standard synchronous serial link, enabling the SPI-compatible port to communicate with other SPI compatible devices. The SPI consists of two data pins, one device select pin, and one clock pin. It is a full-duplex synchronous serial interface, supporting both master and slave modes. The SPI port can operate in a multimaster environment by interfacing with up to four other SPI-compatible devices, either acting as a master or slave device. The SPI-compatible peripheral implementation also features programmable baud rate and clock phase and polarities. The SPI-compatible port uses open drain drivers to support a multimaster configuration and to avoid data contention.

## UART Port

The processors provide a full-duplex Universal Asynchronous Receiver/Transmitter (UART) port, which is fully compatible with PC-standard UARTs. The UART port provides a simplified UART interface to other peripherals or hosts, supporting full-duplex, DMA-supported, asynchronous transfers of serial data. The UART also has multiprocessor communication capability using 9-bit address detection. This allows it to be used in multidrop networks through the RS-485 data interface standard. The UART port also includes support for 5 to 8 data bits, 1 or 2 stop bits, and none, even, or odd parity. The UART port supports two modes of operation:

- PIO (programmed I/O)—The processor sends or receives data by writing or reading I/O-mapped UART registers. The data is double-buffered on both transmit and receive.
- DMA (direct memory access)—The DMA controller transfers both transmit and receive data. This reduces the number and frequency of interrupts required to transfer data to and from memory. The UART has two dedicated DMA channels, one for transmit and one for receive. These DMA channels have lower default priority than most DMA channels because of their relatively low service rates.

## Timers

The ADSP-2148x has a total of three timers: a core timer that can generate periodic software interrupts and two general-purpose timers that can generate periodic interrupts and be independently set to operate in one of three modes:

- Pulse waveform generation mode
- Pulse width count/capture mode
- External event watchdog mode

The core timer can be configured to use FLAG3 as a timer expired signal, and the general-purpose timers have one bidirectional pin and four registers that implement its mode of operation: a 6-bit configuration register, a 32-bit count register, a 32-bit period register, and a 32-bit pulse width register. A single control and status register enables or disables the general-purpose timer.

## 2-Wire Interface Port (TWI)

The TWI is a bidirectional 2-wire, serial bus used to move 8-bit data while maintaining compliance with the I<sup>2</sup>C bus protocol. The TWI master incorporates the following features:

- 7-bit addressing
- Simultaneous master and slave operation on multiple device systems with support for multi master data arbitration
- Digital filtering and timed event processing
- 100 kbps and 400 kbps data rates
- Low interrupt rate

## I/O PROCESSOR FEATURES

The I/O processors provide up to 65 channels of DMA, as well as an extensive set of peripherals.

## DMA Controller

The processor's on-chip DMA controller allows data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the ADSP-2148x's internal memory and its serial ports, the SPI-compatible (serial peripheral interface) ports, the IDP (input data port), the PDAP, or the UART. The DMA channel summary is shown in [Table 8](#).

Programs can be downloaded to the ADSP-2148x using DMA transfers. Other DMA features include interrupt generation upon completion of DMA transfers and DMA chaining for automatic linked DMA transfers.

**Table 8. DMA Channels**

| Peripheral       | DMA Channels |
|------------------|--------------|
| SPORTs           | 16           |
| IDP/PDAP         | 8            |
| SPI              | 2            |
| UART             | 2            |
| External Port    | 2            |
| Accelerators     | 2            |
| Memory-to-Memory | 2            |
| MLB <sup>1</sup> | 31           |

<sup>1</sup> Automotive models only.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

Table 11. Pin Descriptions (Continued)

| Name                     | Type                                  | State During/ After Reset | Description   |
|--------------------------|---------------------------------------|---------------------------|---|
| MLBCLK <sup>1</sup>      | I                                     |                           | <b>Media Local Bus Clock.</b> This clock is generated by the MLB controller that is synchronized to the MOST network and provides the timing for the entire MLB interface at 49.152 MHz at FS=48 kHz. When the MLB controller is not used, this pin should be grounded.   |
| MLBDAT <sup>1</sup>      | I/O/T in 3 pin mode. I in 5 pin mode. | High-Z                    | <b>Media Local Bus Data.</b> The MLBDAT line is driven by the transmitting MLB device and is received by all other MLB devices including the MLB controller. The MLBDAT line carries the actual data. In 5-pin MLB mode, this pin is an input only. When the MLB controller is not used, this pin should be grounded. |
| MLBSIG <sup>1</sup>      | I/O/T in 3 pin mode. I in 5 pin mode  | High-Z                    | <b>Media Local Bus Signal.</b> This is a multiplexed signal which carries the Channel/Address generated by the MLB Controller, as well as the Command and RxStatus bytes from MLB devices. In 5-pin mode, this pin is input only. When the MLB controller is not used, this pin should be grounded.                   |
| MLBDO <sup>1</sup>       | O/T                                   | High-Z                    | <b>Media Local Bus Data Output (in 5 pin mode).</b> This pin is used only in 5-pin MLB mode. This serves as the output data pin in 5-pin mode. When the MLB controller is not used, this pin should be connected to ground.   |
| MLBSO <sup>1</sup>       | O/T                                   | High-Z                    | <b>Media Local Bus Signal Output (in 5 pin mode).</b> This pin is used only in 5-pin MLB mode. This serves as the output signal pin in 5-pin mode. When the MLB controller is not used, this pin should be connected to ground.   |
| TDI                      | I (ipu)                               | High-Z                    | <b>Test Data Input (JTAG).</b> Provides serial data for the boundary scan logic.  |
| TDO                      | O/T                                   |                           | <b>Test Data Output (JTAG).</b> Serial scan output of the boundary scan path.   |
| TMS                      | I (ipu)                               |                           | <b>Test Mode Select (JTAG).</b> Used to control the test state machine.   |
| TCK                      | I                                     |                           | <b>Test Clock (JTAG).</b> Provides a clock for JTAG boundary scan. TCK must be asserted (pulsed low) after power-up or held low for proper operation of the device.   |
| $\overline{\text{TRST}}$ | I (ipu)                               |                           | <b>Test Reset (JTAG).</b> Resets the test state machine. $\overline{\text{TRST}}$ must be asserted (pulsed low) after power-up or held low for proper operation of the processor.   |
| $\overline{\text{EMU}}$  | O (O/D, ipu)                          | High-Z                    | <b>Emulation Status.</b> Must be connected to the ADSP-2148x Analog Devices DSP Tools product line of JTAG emulators target board connector only.   |

The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between 26 k $\Omega$ –63 k $\Omega$ . The range of an ipd resistor can be between 31 k $\Omega$ –85k $\Omega$ . The three-state voltage of ipu pads will not reach to the full V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTTL compliant with the exception of the thermal diode pins.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

Table 15. Dynamic Current in CCLK Domain— $I_{DD\_INT\_DYNAMIC}$  (mA, with ASF = 1.0)<sup>1, 2</sup>

| f <sub>CCLK</sub><br>(MHz) | V <sub>DD\_INT</sub> (V) |       |         |        |         |        |         |        |         |
|----------------------------|--------------------------|-------|---------|--------|---------|--------|---------|--------|---------|
|                            | 0.975 V                  | 1.0 V | 1.025 V | 1.05 V | 1.075 V | 1.10 V | 1.125 V | 1.15 V | 1.175 V |
| 100                        | 76                       | 77    | 81      | 84     | 87      | 88     | 90      | 92     | 95      |
| 150                        | 117                      | 119   | 123     | 126    | 130     | 133    | 136     | 139    | 144     |
| 200                        | 153                      | 156   | 161     | 165    | 170     | 174    | 179     | 183    | 188     |
| 250                        | 190                      | 195   | 201     | 207    | 212     | 217    | 223     | 229    | 235     |
| 300                        | 227                      | 233   | 240     | 246    | 253     | 260    | 266     | 273    | 280     |
| 350                        | 263                      | 272   | 278     | 286    | 294     | 302    | 309     | 318    | 325     |
| 400                        | 300                      | 309   | 317     | 326    | 335     | 344    | 352     | 361    | 370     |
| 450                        | 339                      | 349   | 356     | 365    | 374     | 385    | 394     | 405    | 415     |

<sup>1</sup>The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of [Electrical Characteristics on Page 19](#).

<sup>2</sup>Valid frequency and voltage ranges are model-specific. See [Operating Conditions on Page 18](#).

## ABSOLUTE MAXIMUM RATINGS

Stresses at or above those listed in [Table 16](#) may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 16. Absolute Maximum Ratings

| Parameter  | Rating                                 |
|--|--|
| Internal (Core) Supply Voltage (V <sub>DD\_INT</sub> ) | -0.3 V to +1.32 V                      |
| External (I/O) Supply Voltage (V <sub>DD\_EXT</sub> )  | -0.3 V to +3.6 V                       |
| Thermal Diode Supply Voltage (V <sub>DD\_THD</sub> )   | -0.3 V to +3.6 V                       |
| Input Voltage  | -0.5 V to +3.6 V                       |
| Output Voltage Swing                                   | -0.5 V to V <sub>DD\_EXT</sub> + 0.5 V |
| Storage Temperature Range                              | -65°C to +150°C                        |
| Junction Temperature While Biased                      | 125°C                                  |

## ESD SENSITIVITY



**ESD (electrostatic discharge) sensitive device.** Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PACKAGE INFORMATION

The information presented in [Figure 3](#) provides details about the package branding for the ADSP-2148x processors. For a complete listing of product availability, see [Ordering Guide on Page 66](#).



Figure 3. Typical Package Brand

Table 17. Package Brand Information<sup>1</sup>

| Brand Key | Field Description          |
|-----------|----------------------------|
| t         | Temperature Range          |
| pp        | Package Type               |
| Z         | RoHS Compliant Option      |
| cc        | See Ordering Guide         |
| vvvvvv.x  | Assembly Lot Code          |
| n.n       | Silicon Revision           |
| #         | RoHS Compliant Designation |
| yyww      | Date Code                  |

<sup>1</sup>Non automotive only. For branding information specific to automotive products, contact Analog Devices Inc.

## MAXIMUM POWER DISSIPATION

See Engineer-to-Engineer Note [Estimating Power for ADSP-214xx SHARC Processors \(EE-348\)](#) for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see [Thermal Characteristics on Page 56](#).

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See [Figure 43 on Page 55](#) for voltage reference levels.

Switching characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

### Core Clock Requirements

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, the processor core, and the serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1-0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see [Figure 4](#)). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.




Figure 4. Core Clock and System Clock Relationship to CLKIN

### Voltage Controlled Oscillator (VCO)

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds  $f_{VCO}$  specified in [Table 20](#).

- The product of CLKIN and PLLM must never exceed 1/2 of  $f_{VCO}$  (max) in [Table 20](#) if the input divider is not enabled (INDIV = 0).
- The product of CLKIN and PLLM must never exceed  $f_{VCO}$  (max) in [Table 20](#) if the input divider is enabled (INDIV = 1).

The VCO frequency is calculated as follows:

$$f_{VCO} = 2 \times PLLM \times f_{INPUT}$$

$$f_{CCLK} = (2 \times PLLM \times f_{INPUT}) \div PLLD$$

where:

$f_{VCO}$  = VCO output

PLLM = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK\_CFG pins in hardware.

PLLD = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

$f_{INPUT}$  = is the input frequency to the PLL.

$f_{INPUT}$  = CLKIN when the input divider is disabled or

$f_{INPUT}$  = CLKIN  $\div$  2 when the input divider is enabled

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## AMI Read

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI\_ACK, ADDR, DATA, AMI\_RD, AMI\_WR, and strobe timing parameters only apply to asynchronous access mode.

**Table 32. AMI Read**

| Parameter   | Min                  | Max                   | Unit |
|---|----------------------|-----------------------|------|
| <i>Timing Requirements</i>                                      |                      |                       |      |
| $t_{DAD}^{1,2,3}$ Address Selects Delay to Data Valid           |                      | $W + t_{SDCLK} - 5.4$ | ns   |
| $t_{DRLD}^{1,3}$ $\overline{AMI\_RD}$ Low to Data Valid         |                      | $W - 3.2$             | ns   |
| $t_{SDS}$ Data Setup to $\overline{AMI\_RD}$ High               | 2.5                  |                       | ns   |
| $t_{HDRH}^{4,5}$ Data Hold from $\overline{AMI\_RD}$ High       | 0                    |                       | ns   |
| $t_{DAAK}^{2,6}$ AMI_ACK Delay from Address, Selects            |                      | $t_{SDCLK} - 9.5 + W$ | ns   |
| $t_{DSAK}^4$ AMI_ACK Delay from $\overline{AMI\_RD}$ Low        |                      | $W - 7$               | ns   |
| <i>Switching Characteristics</i>                                |                      |                       |      |
| $t_{DRHA}$ Address Selects Hold After $\overline{AMI\_RD}$ High | $RHC + 0.20$         |                       | ns   |
| $t_{DARL}^2$ Address Selects to $\overline{AMI\_RD}$ Low        | $t_{SDCLK} - 3.8$    |                       | ns   |
| $t_{RW}$ $\overline{AMI\_RD}$ Pulse Width                       | $W - 1.4$            |                       | ns   |
| $t_{RWR}$ $\overline{AMI\_RD}$ High to $\overline{AMI\_RD}$ Low | $HI + t_{SDCLK} - 1$ |                       | ns   |

$W$  = (number of wait states specified in AMICTLx register)  $\times$   $t_{SDCLK}$ .

$RHC$  = (number of Read Hold Cycles specified in AMICTLx register)  $\times$   $t_{SDCLK}$

Where PREDIS = 0

$HI$  =  $RHC$  (if  $IC=0$ ): Read to Read from same bank

$HI$  =  $RHC + t_{SDCLK}$  (if  $IC>0$ ): Read to Read from same bank

$HI$  =  $RHC + IC$ : Read to Read from different bank

$HI$  =  $RHC + \text{Max}(IC, (4 \times t_{SDCLK}))$ : Read to Write from same or different bank

Where PREDIS = 1

$HI$  =  $RHC + \text{Max}(IC, (4 \times t_{SDCLK}))$ : Read to Write from same or different bank

$HI$  =  $RHC + (3 \times t_{SDCLK})$ : Read to Read from same bank

$HI$  =  $RHC + \text{Max}(IC, (3 \times t_{SDCLK}))$ : Read to Read from different bank

$IC$  = (number of idle cycles specified in AMICTLx register)  $\times$   $t_{SDCLK}$

$H$  = (number of hold cycles specified in AMICTLx register)  $\times$   $t_{SDCLK}$

<sup>1</sup>Data delay/setup: System must meet  $t_{DAD}$ ,  $t_{DRLD}$ , or  $t_{SDS}$ .

<sup>2</sup>The falling edge of  $\overline{MSx}$ , is referenced.

<sup>3</sup>The maximum limit of timing requirement values for  $t_{DAD}$  and  $t_{DRLD}$  parameters are applicable for the case where AMI\_ACK is always high and when the ACK feature is not used.

<sup>4</sup>Note that timing for AMI\_ACK, ADDR, DATA,  $\overline{AMI\_RD}$ ,  $\overline{AMI\_WR}$ , and strobe timing parameters only apply to asynchronous access mode.

<sup>5</sup>Data hold: User must meet  $t_{HDRH}$  in asynchronous access mode. See [Test Conditions on Page 55](#) for the calculation of hold times given capacitive and dc loads.

<sup>6</sup>AMI\_ACK delay/setup: User must meet  $t_{DAAK}$ , or  $t_{DSAK}$ , for deassertion of AMI\_ACK (low).

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## Serial Ports

In slave transmitter mode and master receiver mode, the maximum serial port frequency is  $f_{PCLK}/8$ . In master transmitter mode and slave receiver mode, the maximum serial port clock frequency is  $f_{PCLK}/4$ . To determine whether communication is possible between two devices at clock speed  $n$ , the following

specifications must be confirmed: 1) frame sync delay and frame sync setup and hold; 2) data delay and data setup and hold; and 3) SCLK width.

Serial port signals (SCLK, frame sync, Data Channel A, Data Channel B) are routed to the DAI\_P20–1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20–1 pins.

**Table 34. Serial Ports—External Clock**

| Parameter   | Min                                | Max   | Unit |
|---|------------------------------------|-------|------|
| <i>Timing Requirements</i>  |                                    |       |      |
| $t_{SFSE}^1$ Frame Sync Setup Before SCLK<br>(Externally Generated Frame Sync in either Transmit or Receive Mode) | 2.5                                |       | ns   |
| $t_{HFSE}^1$ Frame Sync Hold After SCLK<br>(Externally Generated Frame Sync in either Transmit or Receive Mode)   | 2.5                                |       | ns   |
| $t_{SDRE}^1$ Receive Data Setup Before Receive SCLK   | 1.9                                |       | ns   |
| $t_{HDRE}^1$ Receive Data Hold After SCLK   | 2.5                                |       | ns   |
| $t_{SCLKW}$ SCLK Width  | $(t_{PCLK} \times 4) \div 2 - 1.5$ |       | ns   |
| $t_{SCLK}$ SCLK Period  | $t_{PCLK} \times 4$                |       | ns   |
| <i>Switching Characteristics</i>  |                                    |       |      |
| $t_{DFSE}^2$ Frame Sync Delay After SCLK<br>(Internally Generated Frame Sync in either Transmit or Receive Mode)  |                                    | 10.25 | ns   |
| $t_{HOFSE}^2$ Frame Sync Hold After SCLK<br>(Internally Generated Frame Sync in either Transmit or Receive Mode)  | 2                                  |       | ns   |
| $t_{DDTE}^2$ Transmit Data Delay After Transmit SCLK  |                                    | 9     | ns   |
| $t_{HDTE}^2$ Transmit Data Hold After Transmit SCLK   | 2                                  |       | ns   |

<sup>1</sup>Referenced to sample edge.

<sup>2</sup>Referenced to drive edge.

**Table 35. Serial Ports—Internal Clock**

| Parameter   | Min                       | Max                       | Unit |
|---|---------------------------|---------------------------|------|
| <i>Timing Requirements</i>  |                           |                           |      |
| $t_{SFSI}^1$ Frame Sync Setup Before SCLK<br>(Externally Generated Frame Sync in either Transmit or Receive Mode) | 7                         |                           | ns   |
| $t_{HFSI}^1$ Frame Sync Hold After SCLK<br>(Externally Generated Frame Sync in either Transmit or Receive Mode)   | 2.5                       |                           | ns   |
| $t_{SDRI}^1$ Receive Data Setup Before SCLK   | 7                         |                           | ns   |
| $t_{HDRI}^1$ Receive Data Hold After SCLK   | 2.5                       |                           | ns   |
| <i>Switching Characteristics</i>  |                           |                           |      |
| $t_{DFSI}^2$ Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit Mode)                       |                           | 4                         | ns   |
| $t_{HOFSI}^2$ Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit Mode)                       | -1                        |                           | ns   |
| $t_{DFSIR}^2$ Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive Mode)                       |                           | 9.75                      | ns   |
| $t_{HOF SIR}^2$ Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive Mode)                      | -1                        |                           | ns   |
| $t_{DDTI}^2$ Transmit Data Delay After SCLK   |                           | 3.25                      | ns   |
| $t_{HDTI}^2$ Transmit Data Hold After SCLK  | -2                        |                           | ns   |
| $t_{SCLKIW}$ Transmit or Receive SCLK Width   | $2 \times t_{PCLK} - 1.5$ | $2 \times t_{PCLK} + 1.5$ | ns   |

<sup>1</sup>Referenced to the sample edge.

<sup>2</sup>Referenced to drive edge.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

**Table 37. Serial Ports—Enable and Three-State**

| Parameter  | Min  | Max  | Unit |
|--|------|------|------|
| <i>Switching Characteristics</i>                       |      |      |      |
| $t_{DDTEN}^1$ Data Enable from External Transmit SCLK  | 2    |      | ns   |
| $t_{DDTTE}^1$ Data Disable from External Transmit SCLK |      | 11.5 | ns   |
| $t_{DDTIN}^1$ Data Enable from Internal Transmit SCLK  | -1.5 |      | ns   |

<sup>1</sup>Referenced to drive edge.




Figure 23. Serial Ports—Enable and Three-State

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## Input Data Port (IDP)

The timing requirements for the IDP are given in Table 39. IDP signals are routed to the DAI\_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20-1 pins.

**Table 39. Input Data Port (IDP)**

| Parameter  | Min                              | Max | Unit |
|--|----------------------------------|-----|------|
| <i>Timing Requirements</i>                                     |                                  |     |      |
| $t_{SISFS}^1$ Frame Sync Setup Before Serial Clock Rising Edge | 3.8                              |     | ns   |
| $t_{SIHFS}^1$ Frame Sync Hold After Serial Clock Rising Edge   | 2.5                              |     | ns   |
| $t_{SISD}^1$ Data Setup Before Serial Clock Rising Edge        | 2.5                              |     | ns   |
| $t_{SIHD}^1$ Data Hold After Serial Clock Rising Edge          | 2.5                              |     | ns   |
| $t_{DPCLKW}$ Clock Width                                       | $(t_{PCLK} \times 4) \div 2 - 1$ |     | ns   |
| $t_{DPCLK}$ Clock Period                                       | $t_{PCLK} \times 4$              |     | ns   |

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.




Figure 25. IDP Master Timing

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489




Figure 37. MLB Timing (3-Pin Interface)

Table 53. MLB Interface, 5-Pin Specifications

| Parameter   | Min    | Typ | Max | Unit |
|---|--------|-----|-----|------|
| <i>5-Pin Characteristics</i>                                |        |     |     |      |
| $t_{MLBDAT}$ MLB Clock Period                               | 512 FS | 40  |     | ns   |
|   | 256 FS | 81  |     | ns   |
| $t_{MCKL}$ MLBCLK Low Time                                  | 512 FS | 15  |     | ns   |
|   | 256 FS | 30  |     | ns   |
| $t_{MCKH}$ MLBCLK High Time                                 | 512 FS | 15  |     | ns   |
|   | 256 FS | 30  |     | ns   |
| $t_{MCKR}$ MLBCLK Rise Time ( $V_{IL}$ to $V_{IH}$ )        |        |     | 6   | ns   |
| $t_{MCKF}$ MLBCLK Fall Time ( $V_{IH}$ to $V_{IL}$ )        |        |     | 6   | ns   |
| $t_{MPWV}$ <sup>1</sup> MLBCLK Pulse Width Variation        |        |     | 2   | nspp |
| $t_{DSMCF}$ <sup>2</sup> DAT/SIG Input Setup Time           | 3      |     |     | ns   |
| $t_{DHMCf}$ DAT/SIG Input Hold Time                         | 5      |     |     | ns   |
| $t_{MCDRV}$ DS/DO Output Data Delay From MLBCLK Rising Edge |        |     | 8   | ns   |
| $t_{MCRDL}$ <sup>3</sup> DO/SO Low From MLBCLK High         | 512 FS |     | 10  | ns   |
|   | 256 FS |     | 20  | ns   |
| $C_{MLB}$ DS/DO Pin Load                                    |        |     | 40  | pf   |

<sup>1</sup>Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp).

<sup>2</sup>Gate Delays due to OR'ing logic on the pins must be accounted for.

<sup>3</sup>When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## OUTPUT DRIVE CURRENTS

Figure 41 shows typical I-V characteristics for the output drivers of the ADSP-2148x, and Table 55 shows the pins associated with each driver. The curves represent the current drive capability of the output drivers as a function of output voltage.

Table 55. Driver Types

| Driver Type | Associated Pins   |
|-------------|---|
| A           | FLAG[0-3], AMI_ADDR[0-23], DATA[0-15], AMI_RD, AMI_WR, AMI_ACK, MS[1-0], SDRAS, SDCAS, SDWE, SDDQM, SDCKE, SDA10, EMU, TDO, RESETOUT, DPI[1-14], DAI[1-20], WDTRSTO, MLBDAT, MLBSIG, MLBSO, MLBDO, MLBCLK |
| B           | SDCLK   |




Figure 41. Typical Drive at Junction Temperature


## TEST CONDITIONS

The ac signal specifications (timing parameters) appear in Table 21 on Page 26 through Table 54 on Page 54. These include output disable time, output enable time, and capacitive loading. The timing specifications for the SHARC apply for the voltage reference levels in Figure 42.

Timing is measured on signals when they cross the 1.5 V level as described in Figure 43. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5 V and the point that the second signal reaches 1.5 V.



Figure 43. Voltage Reference Levels for AC Measurements



NOTES:  
THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 42. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

## CAPACITIVE LOADING

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 42). Figure 46 and Figure 47 show graphically how output delays and holds vary with load capacitance. The graphs of Figure 44 through Figure 47 may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% to 80%, V = Min) vs. Load Capacitance.




Figure 44. Typical Output Rise/Fall Time (20% to 80%,  $V_{DD\_EXT} = \text{Max}$ )

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489




Figure 45. Typical Output Rise/Fall Time  
(20% to 80%,  $V_{DD\_EXT} = \text{Min}$ )




Figure 47. Typical Output Rise/Fall Delay  
( $V_{DD\_EXT} = \text{Min}$ )




Figure 46. Typical Output Rise/Fall Delay  
( $V_{DD\_EXT} = \text{Max}$ )

## THERMAL CHARACTERISTICS

The ADSP-2148x processor is rated for performance over the temperature range specified in [Operating Conditions on Page 18](#).

[Table 57](#) airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JESD51-8. Test board design complies with JEDEC standards JESD51-7 (LQFP\_EP). The junction-to-case measurement complies with MIL-STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

$T_J$  = junction temperature °C

$T_{CASE}$  = case temperature (°C) measured at the top center of the package

$\Psi_{JT}$  = junction-to-top (of package) characterization parameter is the Typical value from [Table 57](#).

$P_D$  = power dissipation

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

$T_A$  = ambient temperature °C

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heatsink is required.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

## 100-LQFP\_EP LEAD ASSIGNMENT

Table 59. 100-Lead LQFP\_EP Lead Assignments (Numerical by Lead Number)

| Lead Name                                    | Lead No. | Lead Name | Lead No. | Lead Name | Lead No. | Lead Name                 | Lead No. |
|--|----------|-----------|----------|-----------|----------|---------------------------|----------|
| VDD_INT                                      | 1        | VDD_EXT   | 26       | DAI_P10   | 51       | VDD_INT                   | 76       |
| CLK_CFG1                                     | 2        | DPI_P08   | 27       | VDD_INT   | 52       | FLAG0                     | 77       |
| BOOT_CFG0                                    | 3        | DPI_P07   | 28       | VDD_EXT   | 53       | VDD_INT                   | 78       |
| VDD_EXT                                      | 4        | VDD_INT   | 29       | DAI_P20   | 54       | VDD_INT                   | 79       |
| VDD_INT                                      | 5        | DPI_P09   | 30       | VDD_INT   | 55       | FLAG1                     | 80       |
| BOOT_CFG1                                    | 6        | DPI_P10   | 31       | DAI_P08   | 56       | FLAG2                     | 81       |
| GND  | 7        | DPI_P11   | 32       | DAI_P04   | 57       | FLAG3                     | 82       |
| NC   | 8        | DPI_P12   | 33       | DAI_P14   | 58       | MLBCLK                    | 83       |
| NC   | 9        | DPI_P13   | 34       | DAI_P18   | 59       | MLBDAT                    | 84       |
| CLK_CFG0                                     | 10       | DAI_P03   | 35       | DAI_P17   | 60       | MLBDO                     | 85       |
| VDD_INT                                      | 11       | DPI_P14   | 36       | DAI_P16   | 61       | VDD_EXT                   | 86       |
| CLKIN  | 12       | VDD_INT   | 37       | DAI_P15   | 62       | MLBSIG                    | 87       |
| XTAL   | 13       | VDD_INT   | 38       | DAI_P12   | 63       | VDD_INT                   | 88       |
| VDD_EXT                                      | 14       | VDD_INT   | 39       | VDD_INT   | 64       | MLBSO                     | 89       |
| VDD_INT                                      | 15       | DAI_P13   | 40       | DAI_P11   | 65       | $\overline{\text{TRST}}$  | 90       |
| VDD_INT                                      | 16       | DAI_P07   | 41       | VDD_INT   | 66       | $\overline{\text{EMU}}$   | 91       |
| $\overline{\text{RESETOUT}}/\text{RUNRSTIN}$ | 17       | DAI_P19   | 42       | VDD_INT   | 67       | TDO                       | 92       |
| VDD_INT                                      | 18       | DAI_P01   | 43       | GND       | 68       | VDD_EXT                   | 93       |
| DPI_P01                                      | 19       | DAI_P02   | 44       | THD_M     | 69       | VDD_INT                   | 94       |
| DPI_P02                                      | 20       | VDD_INT   | 45       | THD_P     | 70       | TDI                       | 95       |
| DPI_P03                                      | 21       | VDD_EXT   | 46       | VDD_THD   | 71       | TCK                       | 96       |
| VDD_INT                                      | 22       | VDD_INT   | 47       | VDD_INT   | 72       | VDD_INT                   | 97       |
| DPI_P05                                      | 23       | DAI_P06   | 48       | VDD_INT   | 73       | $\overline{\text{RESET}}$ | 98       |
| DPI_P04                                      | 24       | DAI_P05   | 49       | VDD_INT   | 74       | TMS                       | 99       |
| DPI_P06                                      | 25       | DAI_P09   | 50       | VDD_INT   | 75       | VDD_INT                   | 100      |
|  |          |           |          |           |          | GND                       | 101*     |

MLB pins (pins 83, 84, 85, 87, and 89) are available for automotive models only. For non-automotive models, these pins should be connected to ground (GND).

\* Pin no. 101 (exposed pad) is the GND supply (see [Figure 48](#) and [Figure 49](#)) for the processor; this pad must be **robustly** connected to GND.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

**Table 61. ADSP-21483, ADSP-21487, ADSP-21488, and ADSP-21489 176-Lead LQFP\_EP Lead Assignment (Numerical by Lead Number)**

| Lead Name                                 | Lead No. | Lead Name            | Lead No. | Lead Name            | Lead No. | Lead Name           | Lead No. |
|---|----------|----------------------|----------|----------------------|----------|---------------------|----------|
| SDDQM                                     | 1        | V <sub>DD_EXT</sub>  | 45       | DAI_P10              | 89       | V <sub>DD_INT</sub> | 133      |
| $\overline{MS0}$                          | 2        | DPI_P08              | 46       | V <sub>DD_INT</sub>  | 90       | FLAG0               | 134      |
| SDCKE                                     | 3        | DPI_P07              | 47       | V <sub>DD_EXT</sub>  | 91       | FLAG1               | 135      |
| V <sub>DD_INT</sub>                       | 4        | V <sub>DD_INT</sub>  | 48       | DAI_P20              | 92       | FLAG2               | 136      |
| CLK_CFG1                                  | 5        | DPI_P09              | 49       | V <sub>DD_INT</sub>  | 93       | GND                 | 137      |
| ADDR0                                     | 6        | DPI_P10              | 50       | DAI_P08              | 94       | FLAG3               | 138      |
| BOOT_CFG0                                 | 7        | DPI_P11              | 51       | DAI_P14              | 95       | GND                 | 139      |
| V <sub>DD_EXT</sub>                       | 8        | DPI_P12              | 52       | DAI_P04              | 96       | GND                 | 140      |
| ADDR1                                     | 9        | DPI_P13              | 53       | DAI_P18              | 97       | V <sub>DD_EXT</sub> | 141      |
| ADDR2                                     | 10       | DPI_P14              | 54       | DAI_P17              | 98       | GND                 | 142      |
| ADDR3                                     | 11       | DAI_P03              | 55       | DAI_P16              | 99       | V <sub>DD_INT</sub> | 143      |
| ADDR4                                     | 12       | NC                   | 56       | DAI_P12              | 100      | $\overline{TRST}$   | 144      |
| ADDR5                                     | 13       | V <sub>DD_EXT</sub>  | 57       | DAI_P15              | 101      | GND                 | 145      |
| BOOT_CFG1                                 | 14       | NC                   | 58       | V <sub>DD_INT</sub>  | 102      | $\overline{EMU}$    | 146      |
| GND                                       | 15       | NC                   | 59       | DAI_P11              | 103      | DATA0               | 147      |
| ADDR6                                     | 16       | NC                   | 60       | V <sub>DD_EXT</sub>  | 104      | DATA1               | 148      |
| ADDR7                                     | 17       | NC                   | 61       | V <sub>DD_INT</sub>  | 105      | DATA2               | 149      |
| NC  | 18       | V <sub>DD_INT</sub>  | 62       | BOOT_CFG2            | 106      | DATA3               | 150      |
| NC  | 19       | NC                   | 63       | V <sub>DD_INT</sub>  | 107      | TDO                 | 151      |
| ADDR8                                     | 20       | NC                   | 64       | AMI_ACK              | 108      | DATA4               | 152      |
| ADDR9                                     | 21       | V <sub>DD_INT</sub>  | 65       | GND                  | 109      | V <sub>DD_EXT</sub> | 153      |
| CLK_CFG0                                  | 22       | NC                   | 66       | THD_M                | 110      | DATA5               | 154      |
| V <sub>DD_INT</sub>                       | 23       | NC                   | 67       | THD_P                | 111      | DATA6               | 155      |
| CLKIN                                     | 24       | V <sub>DD_INT</sub>  | 68       | V <sub>DD_THD</sub>  | 112      | V <sub>DD_INT</sub> | 156      |
| XTAL                                      | 25       | NC                   | 69       | V <sub>DD_INT</sub>  | 113      | DATA7               | 157      |
| ADDR10                                    | 26       | $\overline{WDTRSTO}$ | 70       | V <sub>DD_INT</sub>  | 114      | TDI                 | 158      |
| SDA10                                     | 27       | NC                   | 71       | $\overline{MST}$     | 115      | SDCLK               | 159      |
| V <sub>DD_EXT</sub>                       | 28       | V <sub>DD_EXT</sub>  | 72       | V <sub>DD_INT</sub>  | 116      | V <sub>DD_EXT</sub> | 160      |
| V <sub>DD_INT</sub>                       | 29       | DAI_P07              | 73       | WDT_CLKO             | 117      | DATA8               | 161      |
| ADDR11                                    | 30       | DAI_P13              | 74       | WDT_CLKIN            | 118      | DATA9               | 162      |
| ADDR12                                    | 31       | DAI_P19              | 75       | V <sub>DD_EXT</sub>  | 119      | DATA10              | 163      |
| ADDR17                                    | 32       | DAI_P01              | 76       | ADDR23               | 120      | TCK                 | 164      |
| ADDR13                                    | 33       | DAI_P02              | 77       | ADDR22               | 121      | DATA11              | 165      |
| V <sub>DD_INT</sub>                       | 34       | V <sub>DD_INT</sub>  | 78       | ADDR21               | 122      | DATA12              | 166      |
| ADDR18                                    | 35       | NC                   | 79       | V <sub>DD_INT</sub>  | 123      | DATA14              | 167      |
| $\overline{RESETOUT}/\overline{RUNRSTIN}$ | 36       | NC                   | 80       | ADDR20               | 124      | DATA13              | 168      |
| V <sub>DD_INT</sub>                       | 37       | NC                   | 81       | ADDR19               | 125      | V <sub>DD_INT</sub> | 169      |
| DPI_P01                                   | 38       | NC                   | 82       | V <sub>DD_EXT</sub>  | 126      | DATA15              | 170      |
| DPI_P02                                   | 39       | NC                   | 83       | ADDR16               | 127      | $\overline{SDWE}$   | 171      |
| DPI_P03                                   | 40       | V <sub>DD_EXT</sub>  | 84       | ADDR15               | 128      | $\overline{SDRAS}$  | 172      |
| V <sub>DD_INT</sub>                       | 41       | V <sub>DD_INT</sub>  | 85       | V <sub>DD_INT</sub>  | 129      | $\overline{RESET}$  | 173      |
| DPI_P05                                   | 42       | DAI_P06              | 86       | ADDR14               | 130      | TMS                 | 174      |
| DPI_P04                                   | 43       | DAI_P05              | 87       | $\overline{AMI\_WR}$ | 131      | $\overline{SDCAS}$  | 175      |
| DPI_P06                                   | 44       | DAI_P09              | 88       | $\overline{AMI\_RD}$ | 132      | V <sub>DD_INT</sub> | 176      |
|   |          |                      |          |                      |          | GND                 | 177*     |

\* Lead no. 177 (exposed pad) is the GND supply (see [Figure 50](#) and [Figure 51](#)) for the processor; this pad must be **robustly** connected to GND.

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489

Figure 50 shows the top view of the 176-lead LQFP\_EP lead configuration. Figure 51 shows the bottom view of the 176-lead LQFP\_EP lead configuration.




Figure 50. 176-Lead LQFP\_EP Lead Configuration (Top View)




Figure 51. 176-Lead LQFP\_EP Lead Configuration (Bottom View)

# ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489




Figure 53. 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP\_EP]<sup>1</sup>  
(SW-176-2)

Dimensions shown in millimeters

<sup>1</sup>For information relating to the exposed pad on the SW-176-2 package, see the table endnote on Page 60.

## SURFACE-MOUNT DESIGN

The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be robustly connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

**ADSP-21483/ADSP-21486/ADSP-21487/ADSP-21488/ADSP-21489**