

Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

E·XFI

Product Status	Active
Туре	Floating Point
Interface	EBI/EMI, DAI, I <sup>2</sup> C, SPI, SPORT, UART/USART
Clock Rate	266MHz
Non-Volatile Memory	External
On-Chip RAM	3Mbit
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 125°C (TJ)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP-EP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/ad21488wbswz2b02

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The diagram on Page 1 shows the two clock domains that make up the ADSP-2148x processors. The core clock domain contains the following features:

- Two processing elements (PEx, PEy), each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting 2x64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (5 Mbit) and mask-programmable ROM (4 Mbit)
- JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints which allows flexible exception handling.

The block diagram of the ADSP-2148x on Page 1 also shows the peripheral clock domain (also known as the I/O processor) which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an AMI and SDRAM controller
- 4 units for PWM control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnects, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2-wire interface (TWI), one UART, two serial peripheral interfaces (SPI), 2 precision clock generators (PCG), pulse width modulation (PWM), and a flexible signal routing unit (DPI SRU2).

As shown in the SHARC core block diagram on Page 5, the processor uses two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 2.7 GFLOPS running at 450 MHz.

## FAMILY CORE ARCHITECTURE

The ADSP-2148x is code compatible at the assembly level with the ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2148x shares architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x and ADSP-2116x SIMD SHARC processors, as shown in Figure 2 and detailed in the following sections.

## SIMD Computational Engine

The ADSP-2148x contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEx is always active, and PEy may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

### Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle and are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

### Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

### Data Register File

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

### **Context Switch**

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

subtract in both processing elements while branching and fetching up to four 32-bit values from memory, all in a single instruction.

### Variable Instruction Set Architecture (VISA)

In addition to supporting the standard 48-bit instructions from previous SHARC processors, the ADSP-2148x supports new instructions of 16 and 32 bits. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

### **On-Chip Memory**

The ADSP-21483 and the ADSP-21488 processors contain 3 Mbits of internal RAM (Table 3) and the ADSP-21486, ADSP-21487, and ADSP-21489 processors contain 5 Mbits of internal RAM (Table 4). Each memory block supports singlecycle, independent accesses by the core processor and I/O processor.

IOP Registers 0x0000 0000-0x0003 FFFF						
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)			
Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)			
0x0004 0000–0x0004 7FFF	0x0008 0000–0x0008 AAA9	0x0008 0000–0x0008 FFFF	0x0010 0000–0x0011 FFFF			
Reserved	Reserved	Reserved	Reserved			
0x0004 8000–0x0004 8FFF	0x0008 AAAA–0x0008 BFFF	0x0009 0000–0x0009 1FFF	0x0012 0000–0x0012 3FFF			
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM			
0x0004 9000–0x0004 CFFF	0x0008 C000–0x0009 1554	0x0009 2000–0x0009 9FFF	0x0012 4000–0x0013 3FFF			
Reserved	Reserved	Reserved	Reserved			
0x0004 D000–0x0004 FFFF	0x0009 1555–0x0009 FFFF	0x0009 A000–0x0009 FFFF	0x0013 4000–0x0013 FFFF			
Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)			
0x0005 0000–0x0005 7FFF	0x000A 0000–0x000A AAA9	0x000A 0000–0x000A FFFF	0x0014 0000–0x0015 FFFF			
Reserved	Reserved	Reserved	Reserved			
0x0005 8000–0x0005 8FFF	0x000A AAAA–0x000A BFFF	0x000B 0000–0x000B 1FFF	0x0016 0000–0x0016 3FFF			
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM			
0x0005 9000–0x0005 CFFF	0x000A C000–0x000B 1554	0x000B 2000–0x000B 9FFF	0x0016 4000–0x0017 3FFF			
Reserved	Reserved	Reserved	Reserved			
0x0005 D000–0x0005 FFFF	0x000B 1555–0x000B FFFF	0x000B A000–0x000B FFFF	0x0017 4000–0x0017 FFFF			
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM			
0x0006 0000–0x0006 1FFF	0x000C 0000–0x000C 2AA9	0x000C 0000–0x000C 3FFF	0x0018 0000–0x0018 7FFF			
Reserved	Reserved	Reserved	Reserved			
0x0006 2000– 0x0006 FFFF	0x000C 2AAA–0x000D FFFF	0x000C 4000–0x000D FFFF	0x0018 8000–0x001B FFFF			
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM			
0x0007 0000–0x0007 1FFF	0x000E 0000–0x000E 2AA9	0x000E 0000–0x000E 3FFF	0x001C 0000–0x001C 7FFF			
Reserved	Reserved	Reserved	Reserved			
0x0007 2000–0x0007 FFFF	0x000E 2AAA-0x000F FFFF	0x000E 4000–0x000F FFFF	0x001C 8000–0x001F FFFF			

Table 3. Internal Memory Space (3 MBits-ADSP-21483/ADSP-21488)<sup>1</sup>

<sup>1</sup>Some ADSP-2148x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog Devices sales representative for additional details.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5 megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are

most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in Table 3 and Table 4 display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single-update mode or double-update mode. In single-update mode the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double-update mode, a second updating of the PWM registers is implemented at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in three-phase PWM inverters.

PWM signals can be mapped to the external port address lines or to the DPI pins.

## MediaLB

The automotive models of the ADSP-2148x processors have an MLB interface which allows the processor to function as a media local bus device. It includes support for both 3-pin as well as 5-pin media local bus protocols. It supports speeds up to 1024 FS (49.25 Mbits/sec, FS = 48.1 kHz) and up to 31 logical channels, with up to 124 bytes of data per media local bus frame. For a list of automotive models, see Automotive Products on Page 66.

## Digital Applications Interface (DAI)

The digital applications interface (DAI) allows the connection of various peripherals to any of the DAI pins (DAI\_P20-1). Programs make these connections using the signal routing unit (SRU).

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI includes eight serial ports, four precision clock generators (PCG), a S/PDIF transceiver, four ASRCs, and an input data port (IDP). The IDP provides an additional input path to the SHARC core, configurable as either eight channels of serial data, or a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

### Serial Ports (SPORTs)

The ADSP-2148x features eight synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports can support up to 16 transmit or 16 receive DMA channels of audio data when all eight SPORTs are enabled, or four full duplex TDM streams of 128 channels per frame.

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode

### S/PDIF-Compatible Digital Audio Receiver/Transmitter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I<sup>2</sup>S or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources, such as the SPORTs, external pins, or the precision clock generators (PCGs), and are controlled by the SRU control registers.

#### Asynchronous Sample Rate Converter (SRC)

The asynchronous sample rate converter contains four SRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The SRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

### **Input Data Port**

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided into two 32-bit words. The serial protocol is designed to receive audio channels in I<sup>2</sup>S, left-justified sample pair, or right-justified mode.

The IDP also provides a parallel data acquisition port (PDAP), which can be used for receiving parallel data. The PDAP port has a clock input and a hold input. The data for the PDAP can be received from DAI pins or from the external port pins. The PDAP supports a maximum of 20-bit data and four different packing modes to receive the incoming data.

### **Precision Clock Generators**

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D, are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

Details on power consumption and Static and Dynamic current consumption can be found at Total Power Dissipation on Page 20. Also see Operating Conditions on Page 18 for more information.

The following are SVS features.

- SVS is applicable only to 450 MHz models (not applicable to 400 MHz or lower frequency models).
- Each individual SVS device includes a register (SVS\_DAT) containing the unique SVS voltage set at the factory, known as  $\rm SVS_{NOM}$ .
- The  ${\rm SVS}_{\rm NOM}$  value is the intended set voltage for the  $V_{\rm DD\ INT}$  voltage regulator.
- No dedicated pins are required for SVS. The TWI serial bus is used to communicate SVS<sub>NOM</sub> to the voltage regulator.
- Analog Devices recommends a specific voltage regulator design and initialization code sequence that optimizes the power-up sequence.

The Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357) contains the details of the regulator design and the initialization requirements.

• Any differences from the Analog Devices recommended programmable regulator design must be reviewed by Analog Devices to ensure that it meets the voltage accuracy and range requirements.

## Target Board JTAG Emulator Connector

Analog Devices DSP Tools product line of JTAG emulators uses the IEEE 1149.1 JTAG test access port of the ADSP-2148x processors to monitor and control the target board processor during emulation. Analog Devices DSP Tools product line of JTAG emulators provides emulation at full processor speed, allowing inspection and modification of memory, registers, and processor stacks. The processor's JTAG interface ensures that the emulator will not affect target system loading or timing.

For complete information on Analog Devices' SHARC DSP Tools product line of JTAG emulator operation, see the appropriate emulator hardware user's guide.

## **DEVELOPMENT TOOLS**

Analog Devices supports its processors with a complete line of software and hardware development tools, including integrated development environments (which include CrossCore<sup>®</sup> Embedded Studio and/or VisualDSP++<sup>®</sup>), evaluation products, emulators, and a wide variety of software add-ins.

### Integrated Development Environments (IDEs)

For C/C++ software writing and editing, code generation, and debug support, Analog Devices offers two IDEs.

CrossCore Embedded Studio is based on the Eclipse<sup>™</sup> framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors, including multicore devices. CrossCore Embedded Studio seamlessly integrates available software add-ins to support real time operating systems, file systems, TCP/IP stacks, USB stacks, algorithmic software modules, and evaluation hardware board support packages. For more information visit www.analog.com/cces.

The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore Embedded Studio. This IDE includes the Analog Devices VDK real time operating system and an open source TCP/IP stack. For more information visit www.analog.com/visualdsp. Note that VisualDSP++ will not support future Analog Devices processors.

## EZ-KIT Lite Evaluation Board

For processor evaluation, Analog Devices provides wide range of EZ-KIT Lite<sup>®</sup> evaluation boards. Including the processor and key peripherals, the evaluation board also supports on-chip emulation capabilities and other evaluation and development features. Also available are various EZ-Extenders<sup>®</sup>, which are daughter cards delivering additional specialized functionality, including audio and video processing. For more information visit www.analog.com and search on "ezkit" or "ezextender".

## **EZ-KIT Lite Evaluation Kits**

For a cost-effective way to learn more about developing with Analog Devices processors, Analog Devices offer a range of EZ-KIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT Lite evaluation board, directions for downloading an evaluation version of the available IDE(s), a USB cable, and a power supply. The USB controller on the EZ-KIT Lite board connects to the USB port of the user's PC, enabling the chosen IDE evaluation suite to emulate the on-board processor in-circuit. This permits the customer to download, execute, and debug programs for the EZ-KIT Lite system. It also supports in-circuit programming of the on-board Flash device to store user-specific boot code, enabling standalone operation. With the full version of Cross-Core Embedded Studio or VisualDSP++ installed (sold separately), engineers can develop software for supported EZ-KITs or any custom system utilizing supported Analog Devices processors.

### Software Add-Ins for CrossCore Embedded Studio

Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities and reduce development time. Add-ins include board support packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help, configuration dialogs, and coding examples present in these add-ins are viewable through the CrossCore Embedded Studio IDE once the add-in is installed.

### **Board Support Packages for Evaluation Hardware**

Software support for the EZ-KIT Lite evaluation boards and EZ-Extender daughter cards is provided by software add-ins called Board Support Packages (BSPs). The BSPs contain the required drivers, pertinent release notes, and select example code for the given evaluation hardware. A download link for a specific BSP is located on the web page for the associated EZ-KIT or EZ-Extender product. The link is found in the Product Download area of the product web page.

#### Table 11. Pin Descriptions (Continued)

Name	Туре	State During/ After Reset	Description
MLBCLK <sup>1</sup>	1		<b>Media Local Bus Clock.</b> This clock is generated by the MLB controller that is synchro- nized to the MOST network and provides the timing for the entire MLB interface at 49.152 MHz at FS=48 kHz. When the MLB controller is not used, this pin should be grounded.
MLBDAT <sup>1</sup>	I/O/T in 3 pin mode. I in 5 pin mode.	High-Z	<b>Media Local Bus Data.</b> The MLBDAT line is driven by the transmitting MLB device and is received by all other MLB devices including the MLB controller. The MLBDAT line carries the actual data. In 5-pin MLB mode, this pin is an input only. When the MLB controller is not used, this pin should be grounded.
MLBSIG <sup>1</sup>	I/O/T in 3 pin mode. I in 5 pin mode	High-Z	<b>Media Local Bus Signal.</b> This is a multiplexed signal which carries the Channel/Address generated by the MLB Controller, as well as the Command and RxStatus bytes from MLB devices. In 5-pin mode, this pin is input only. When the MLB controller is not used, this pin should be grounded.
MLBDO <sup>1</sup>	O/T	High-Z	<b>Media Local Bus Data Output (in 5 pin mode).</b> This pin is used only in 5-pin MLB mode. This serves as the output data pin in 5-pin mode. When the MLB controller is not used, this pin should be connected to ground.
MLBSO <sup>1</sup>	0/Т	High-Z	<b>Media Local Bus Signal Output (in 5 pin mode).</b> This pin is used only in 5-pin MLB mode. This serves as the output signal pin in 5-pin mode. When the MLB controller is not used, this pin should be connected to ground.
TDI	l (ipu)		Test Data Input (JTAG). Provides serial data for the boundary scan logic.
TDO	O/T	High-Z	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TMS	l (ipu)		Test Mode Select (JTAG). Used to control the test state machine.
ТСК	1		<b>Test Clock (JTAG).</b> Provides a clock for JTAG boundary scan. TCK must be asserted (pulsed low) after power-up or held low for proper operation of the device.
TRST	l (ipu)		<b>Test Reset (JTAG).</b> Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the processor.
EMU	O (O/D, ipu)	High-Z	<b>Emulation Status.</b> Must be connected to the ADSP-2148x Analog Devices DSP Tools product line of JTAG emulators target board connector only.

The following symbols appear in the Type column of this table:  $\mathbf{A} = asynchronous$ ,  $\mathbf{I} = input$ ,  $\mathbf{O} = output$ ,  $\mathbf{S} = synchronous$ ,  $\mathbf{A}/\mathbf{D} = active drive$ ,  $\mathbf{O}/\mathbf{D} = open drain$ , and  $\mathbf{T} = three-state$ ,  $\mathbf{ipd} = internal pull-down resistor$ ,  $\mathbf{ipu} = internal pull-up resistor$ .

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between  $26 \text{ k}\Omega - 63 \text{ k}\Omega$ . The range of an ipu resistor can be between  $31 \text{ k}\Omega - 85 \text{ k}\Omega$ . The three-state voltage of ipu pads will not reach to the full V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

Table 11. Pin Descriptions (Continued)

Name	Туре	State During/ After Reset	Description
CLK_CFG <sub>1-0</sub>	1		<b>Core to CLKIN Ratio Control.</b> These pins set the start up clock frequency. Note that the operating frequency can be changed by programming the PLL multiplier and divider in the PMCTL register at any time after the core comes out of reset. The allowed values are:
			00 = 8:1 01 = 32:1 10 = 16:1
			11 = reserved
CLKIN	1		<b>Local Clock In.</b> Used in conjunction with XTAL. CLKIN is the clock input. It configures the processors to use either its internal clock generator or an external clock source. Connecting the necessary components to CLKIN and XTAL enables the internal clock generator. Connecting the external clock to CLKIN while leaving XTAL unconnected configures the processors to use the external clock source such as an external clock oscillator. CLKIN may not be halted, changed, or operated below the specified frequency.
XTAL	0		<b>Crystal Oscillator Terminal.</b> Used in conjunction with CLKIN to drive an external crystal.
RESET	1		<b>Processor Reset.</b> Resets the processor to a known state. Upon deassertion, there is a 4096 CLKIN cycle latency for the PLL to lock. After this time, the core begins program execution from the hardware reset vector address. The RESET input must be asserted (low) at power-up.
RESETOUT/ RUNRSTIN	I/O (ipu)		<b>Reset Out/Running Reset In.</b> The default setting on this pin is reset out. This pin also has a second function as RUNRSTIN which is enabled by setting bit 0 of the RUNRSTCTL register. For more information, see the hardware reference.
BOOT_CFG <sub>2-0</sub>	I		<b>Boot Configuration Select.</b> These pins select the boot mode for the processor (see Table 9). The BOOT_CFG pins must be valid before RESET (hardware and software) is asserted.

The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between  $26 \text{ k}\Omega-63 \text{ k}\Omega$ . The range of an ipd resistor can be between  $31 \text{ k}\Omega-85 \text{ k}\Omega$ . The three-state voltage of ipu pads will not reach to the full V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

<sup>1</sup> The MLB pins are only available on the automotive models.

#### Table 12. Pin List, Power and Ground

Name	Туре	Description
V <sub>DD_INT</sub>	Р	Internal Power Supply
V <sub>DD_EXT</sub>	Р	I/O Power Supply
GND <sup>1</sup>	G	Ground
V <sub>DD_THD</sub>	Р	Thermal Diode Power Supply. When not used, this pin can be left floating.

<sup>1</sup> The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be robustly connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.

## **SPECIFICATIONS**

## **OPERATING CONDITIONS**

		300 M	300 MHz / 350 MHz / 400 MHz		450 MHz			
Parameter <sup>1</sup>	Description	Min	Nominal	Max	Min	Nominal	Max	Unit
V <sub>DD_INT</sub> <sup>2</sup>	Internal (Core) Supply Voltage	1.05	1.1	1.15	SVS <sub>NOM</sub> – 25 mV	1.0 – 1.15	SVS <sub>NOM</sub> + 25 mV	V
V <sub>DD_EXT</sub>	External (I/O) Supply Voltage	3.13		3.47	3.13		3.47	V
V <sub>DD_THD</sub>	Thermal Diode Supply Voltage	3.13		3.47	3.13		3.47	V
V <sub>IH</sub> <sup>3</sup>	High Level Input Voltage @ V <sub>DD_EXT</sub> = Max	2.0		3.6	2.0		3.6	v
V <sub>IL</sub> <sup>3</sup>	Low Level Input Voltage @ V <sub>DD_EXT</sub> = Min	-0.3		0.8	-0.3		0.8	v
V <sub>IH_CLKIN</sub> <sup>4</sup>	High Level Input Voltage @ V <sub>DD_EXT</sub> = Max	2.2		$V_{DD\_EXT}$	2.2		V <sub>DD_EXT</sub>	v
V <sub>IL_CLKIN</sub>	Low Level Input Voltage @ V <sub>DD_EXT</sub> = Min	-0.3		+0.8	-0.3		+0.8	v
Тј	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> 0°C to +70°C	0		110	0		115	°C
Tj	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> -40°C to +85°C	-40		125	NA		NA	°C
Тј	Junction Temperature 176-Lead LQFP_EP @ T <sub>AMBIENT</sub> 0°C to +70°C	0		110	0		115	°C
Тj	Junction Temperature 176-Lead LQFP_EP @ T <sub>AMBIENT</sub> -40°C to +85°C	-40		125	NA		NA	°C

<sup>1</sup>Specifications subject to change without notice.

<sup>2</sup> SVS<sub>NOM</sub> refers to the nominal SVS voltage which is set between 1.0 V and 1.15 V at the factory for each individual device. Only the unique SVS<sub>NOM</sub> value in each chip may be used for 401 MHz to 450 MHz operation of that chip. This spec lists the possible range of the SVS<sub>NOM</sub> values for all devices. The initial VDD\_INT voltage at power on is 1.1 V nominal and it transitions to SVS programmed voltage as outlined in Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357).
<sup>3</sup> Applies to input and bidirectional pins: ADDR23-0, DATA15-0, FLAG3-0, DAI\_Px, DPI\_Px, BOOT\_CFGx, CLK\_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, AMI\_ACK, MLBCLK, MLBDAT, MLBSIG.

<sup>4</sup>Applies to input pins CLKIN, WDT\_CLKIN.

#### **Total Power Dissipation**

The information in this section should be augmented with the Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348).

Total power dissipation has two components:

- 1. Internal power consumption is additionally comprised of two components:
  - Static current due to leakage. Table 14 shows the static current consumption ( $I_{DD\_INT\_STATIC}$ ) as a function of junction temperature ( $T_J$ ) and core voltage ( $V_{DD\_INT}$ ).
  - Dynamic current ( $I_{DD\_INT\_DYNAMIC}$ ), due to transistor switching characteristics and activity level of the processor. The activity level is reflected by the Activity Scaling Factor (ASF), which represents the activity level of the application code running on the processor core and having various levels of peripheral and external port activity (Table 13).

Dynamic current consumption is calculated by selecting the ASF that corresponds most closely with the user application and then multiplying that with the dynamic current consumption (Table 15).

2. External power consumption is due to the switching activity of the external pins.

Activity	Scaling Factor (ASF)
Idle	0.29
Low	0.53
Medium Low	0.61
Medium High	0.77
Peak Typical (50:50) <sup>2</sup>	0.85
Peak Typical (60:40) <sup>2</sup>	0.93
Peak Typical (70:30) <sup>2</sup>	1.00
High Typical	1.16
High	1.25
Peak	1.31

Table 13. Activity Scaling Factors (ASF)<sup>1</sup>

<sup>1</sup>See the Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348) for more information on the explanation of the power vectors specific to the ASF table.

<sup>2</sup> Ratio of continuous instruction loop (core) to SDRAM control code reads and writes.

	V <sub>DD INT</sub> (V)								
(°C) رT	0.975 V	1.0 V	1.025 V	1.05 V	1.075 V	1.10 V	1.125 V	1.15 V	1.175 V
-45	68	77	86	96	107	118	131	144	159
-35	74	83	92	103	114	126	140	154	170
-25	82	92	101	113	125	138	153	168	185
-15	94	104	115	127	140	155	171	187	205
-5	109	121	133	147	161	177	194	212	233
+5	129	142	156	171	188	206	225	245	268
+15	152	168	183	201	219	240	261	285	309
+25	182	199	216	237	257	280	305	331	360
+35	217	237	256	279	303	329	358	388	420
+45	259	282	305	331	359	389	421	455	492
+55	309	334	361	391	423	458	495	533	576
+65	369	398	429	464	500	539	582	626	675
+75	437	471	506	547	588	633	682	731	789
+85	519	559	599	645	693	746	802	860	926
+95	615	662	707	761	816	877	942	1007	1083
+105	727	779	833	897	958	1026	1103	1179	1266
+115	853	914	975	1047	1119	1198	1285	1372	1473
+125	997	1067	1138	1219	1305	1397	1498	1601	1716

#### Table 14. Static Current—I<sub>DD\_INT\_STATIC</sub> (mA)<sup>1</sup>

<sup>1</sup>Valid temperature and voltage ranges are model-specific. See Operating Conditions on Page 18.

f <sub>CCLK</sub>	V <sub>DD_INT</sub> (V)											
(MHz)	0.975 V	1.0 V	1.025 V	1.05 V	1.075 V	1.10 V	1.125 V	1.15 V	1.175 V			
100	76	77	81	84	87	88	90	92	95			
150	117	119	123	126	130	133	136	139	144			
200	153	156	161	165	170	174	179	183	188			
250	190	195	201	207	212	217	223	229	235			
300	227	233	240	246	253	260	266	273	280			
350	263	272	278	286	294	302	309	318	325			
400	300	309	317	326	335	344	352	361	370			
450	339	349	356	365	374	385	394	405	415			

Table 15. Dynamic Current in CCLK Domain $-I_{DD_{INT}_{DYNAMIC}}$  (mA, with ASF = 1.0)<sup>1, 2</sup>

<sup>1</sup>The values are not guaranteed as standalone maximum specifications. They must be combined with static current per the equations of Electrical Characteristics on Page 19. <sup>2</sup>Valid frequency and voltage ranges are model-specific. See Operating Conditions on Page 18.

## **ABSOLUTE MAXIMUM RATINGS**

Stresses at or above those listed in Table 16 may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### Table 16. Absolute Maximum Ratings

Parameter	Rating
Internal (Core) Supply Voltage (V <sub>DD_INT</sub> )	–0.3 V to +1.32 V
External (I/O) Supply Voltage (V <sub>DD_EXT</sub> )	–0.3 V to +3.6 V
Thermal Diode Supply Voltage	–0.3 V to +3.6 V
(V <sub>DD_THD</sub> )	
Input Voltage	–0.5 V to +3.6 V
Output Voltage Swing	–0.5 V to V <sub>DD_EXT</sub> +0.5 V
Storage Temperature Range	–65°C to +150°C
Junction Temperature While Biased	125°C

## **ESD SENSITIVITY**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## MAXIMUM POWER DISSIPATION

See Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348) for detailed thermal and power information regarding maximum power dissipation. For information on package thermal specifications, see Thermal Characteristics on Page 56.

## **PACKAGE INFORMATION**

The information presented in Figure 3 provides details about the package branding for the ADSP-2148x processors. For a complete listing of product availability, see Ordering Guide on Page 66.

ANALOG DEVICES
ADSP-2148x
tppZ-cc
vvvvv.x n.n
#yyww country_of_origin
SHARC

Figure 3. Typical Package Brand

#### Table 17. Package Brand Information<sup>1</sup>

Brand Key	Field Description
t	Temperature Range
рр	Package Type
Z	RoHS Compliant Option
сс	See Ordering Guide
ννννν.χ	Assembly Lot Code
n.n	Silicon Revision
#	RoHS Compliant Designation
ууww	Date Code

<sup>1</sup> Non automotive only. For branding information specific to automotive products, contact Analog Devices Inc.

## TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See Figure 43 on Page 55 for voltage reference levels.

Switching characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied. Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

## **Core Clock Requirements**

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, the processor core, and the serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK\_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see Figure 4). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.



Figure 4. Core Clock and System Clock Relationship to CLKIN

### Voltage Controlled Oscillator (VCO)

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds  $f_{\rm VCO}$  specified in Table 20.

- The product of CLKIN and PLLM must never exceed 1/2 of  $f_{VCO}$  (max) in Table 20 if the input divider is not enabled (INDIV = 0).
- The product of CLKIN and PLLM must never exceed  $f_{VCO}$  (max) in Table 20 if the input divider is enabled (INDIV = 1).

The VCO frequency is calculated as follows:

 $\begin{aligned} f_{VCO} &= 2 \times PLLM \times f_{INPUT} \\ f_{CCLK} &= (2 \times PLLM \times f_{INPUT}) \div PLLD \end{aligned}$ 

where:

 $f_{VCO}$  = VCO output

*PLLM* = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK\_CFG pins in hardware.

*PLLD* = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

 $f_{INPUT}$  = is the input frequency to the PLL.

 $f_{INPUT}$  = CLKIN when the input divider is disabled or

 $f_{INPUT}$  = CLKIN ÷ 2 when the input divider is enabled

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in Table 18. All of the timing specifications for the ADSP-2148x peripherals are defined in relation to  $t_{PCLK}$ . See the peripheral specific section for each peripheral's timing information.

#### Table 18. Clock Periods

Timing	
Requirements	Description
t <sub>CK</sub>	CLKIN Clock Period
t <sub>CCLK</sub>	Processor Core Clock Period
t <sub>PCLK</sub>	Peripheral Clock Period = $2 \times t_{CCLK}$
t <sub>SDCLK</sub>	SDRAM Clock Period = $(t_{CCLK}) \times SDCKR$

Figure 4 shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the hardware reference.

Table 19. Power Up Sequencing Timing Requirements (Processor Startup)

#### **Power-Up Sequencing**

The timing requirements for processor startup are given in Table 19. While no specific power-up sequencing is required between  $V_{DD\_EXT}$  and  $V_{DD\_INT}$ , there are some considerations that system designs should take into account.

- No power supply should be powered up for an extended period of time (> 200 ms) before another supply starts to ramp up.
- If the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , any pin, such as RESETOUT and RESET, may actually drive momentarily until the  $V_{DD\_INT}$  rail has powered up. Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , a leakage current of the order of threestate leakage current pull-up, pull-down may be observed on any pin, even if that is an input only (for example the RESET pin) until the  $V_{DD\_INT}$  rail has powered up.

Parameter		Min	Max	Unit
Timing Requirem	nents			
t <sub>RSTVDD</sub>	RESET Low Before V <sub>DD_EXT</sub> or V <sub>DD_INT</sub> On	0		ms
t <sub>IVDDEVDD</sub>	V <sub>DD_INT</sub> On Before V <sub>DD_EXT</sub>	-200	+200	ms
t <sub>CLKVDD</sub> <sup>1</sup>	CLKIN Valid After $V_{\text{DD\_INT}}$ and $V_{\text{DD\_EXT}}$ Valid	0	200	ms
t <sub>CLKRST</sub>	CLKIN Valid Before RESET Deasserted	10 <sup>2</sup>		μs
t <sub>PLLRST</sub>	PLL Control Setup Before RESET Deasserted	20 <sup>3</sup>		μs
Switching Chara	cteristic			
t <sub>CORERST</sub> 4, 5	Core Reset Deasserted After RESET Deasserted	$4096 \times t_{CK} + 2 \times t_{CK}$	t <sub>CCLK</sub>	

<sup>1</sup>Valid V<sub>DD\_INT</sub> and V<sub>DD\_EXT</sub> assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

<sup>2</sup> Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

<sup>3</sup>Based on CLKIN cycles.

<sup>4</sup> Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

<sup>5</sup>The 4096 cycle count depends on t<sub>SRST</sub> specification in Table 21. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.

## Watchdog Timer Timing

### Table 27. Watchdog Timer Timing

Parameter		Min	Max	Unit
Timing Requi	rement			
twdtclkper		100	1000	ns
Switching Ch	aracteristics			
t <sub>RST</sub>	WDT Clock Rising Edge to Watchdog Timer RESET Falling Edge	3	6.4	ns
t <sub>RSTPW</sub>	Reset Pulse Width	$64 \times t_{WDTCLKPER}$		ns



Figure 14. Watchdog Timer Timing

### Pin to Pin Direct Routing (DAI and DPI)

For direct pin connections only (for example DAI\_PB01\_I to DAI\_PB02\_O).

#### Table 28. DAI/DPI Pin to Pin Routing

Parameter		Min	Мах	Unit
Timing Requirem	ent			
t <sub>DPIO</sub>	Delay DAI/DPI Pin Input Valid to DAI/DPI Output Valid	1.5	12	ns



Figure 15. DAI Pin to Pin Direct Routing

## Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's inputs and outputs are not directly routed to/from DAI pins (via pin buffers), there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI\_P01 – DAI\_P20).

### Table 29. Precision Clock Generator (Direct Pin Routing)

Parameter		Min	Max	Unit
Timing Requ	irements			
t <sub>PCGIW</sub>	Input Clock Period	$t_{PCLK} \times 4$		ns
t <sub>STRIG</sub>	PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5		ns
t <sub>HTRIG</sub>	PCG Trigger Hold After Falling Edge of PCG Input Clock	3		ns
Switching Characteristics				
t <sub>DPCGIO</sub>	PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	10	ns
t <sub>DTRIGCLK</sub>	PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$10 + (2.5 \times t_{PCGIP})$	ns
t <sub>DTRIGFS</sub>	PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 + D - PH) \times t_{PCGIP})$	$10 + ((2.5 + D - PH) \times t_{PCGIP})$	ns
t <sub>PCGOW</sub> <sup>1</sup>	Output Clock Period	$2 \times t_{PCGIP} - 1$		ns
D = FSxDIV, PH = FSxPHASE. For more information, see the "Precision Clock Generators" chapter in the hardware reference.				

<sup>1</sup>Normal mode of operation.



Figure 16. Precision Clock Generator (Direct Pin Routing)



Figure 19. AMI Read



DATA TRANSMIT-INTERNAL CLOCK

t<sub>SFSI</sub>

t<sub>DDTI</sub>

t<sub>SCLKIW</sub>

— t<sub>DFSI</sub> —►

SAMPLE EDGE

t<sub>HFSI</sub>

DRIVE EDGE

t<sub>HOFSI</sub>

t<sub>HDTI</sub>

DAI\_P20-1 (SCLK)

DAI\_P20-1

(FS)

DAI\_P20-1 (DATA CHANNEL A/B)



DATA TRANSMIT—EXTERNAL CLOCK



Figure 21. Serial Ports

The SPORTx\_TDV\_O output signal (routing unit) becomes active in SPORT multichannel mode. During transmit slots (enabled with active channel selection registers) the SPORTx-\_TDV\_O is asserted for communication with external devices.

#### Table 38. Serial Ports-TDV (Transmit Data Valid)

Parameter		Min	Max	Unit
Switching Cha	aracteristics <sup>1</sup>			
t <sub>DRDVEN</sub>	TDV Assertion Delay from Drive Edge of External Clock	3		ns
t <sub>DFDVEN</sub>	TDV Deassertion Delay from Drive Edge of External Clock		8	ns
t <sub>DRDVIN</sub>	TDV Assertion Delay from Drive Edge of Internal Clock	-1		ns
t <sub>DFDVIN</sub>	TDV Deassertion Delay from Drive Edge of Internal Clock		2	ns

<sup>1</sup>Referenced to drive edge.



Figure 24. Serial Ports—TDM Internal and External Clock

### **S/PDIF** Receiver

The following section describes timing as it relates to the S/PDIF receiver.

#### Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the  $512 \times FS$  clock.

#### Table 49. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter		Min	Мах	Unit
Switching Characteristics				
t <sub>DFSI</sub>	Frame Sync Delay After Serial Clock		5	ns
t <sub>HOFSI</sub>	Frame Sync Hold After Serial Clock	-2		ns
t <sub>DDTI</sub>	Transmit Data Delay After Serial Clock		5	ns
t <sub>HDTI</sub>	Transmit Data Hold After Serial Clock	-2		ns
t <sub>SCLKIW</sub> <sup>1</sup>	Transmit Serial Clock Width	$8 \times t_{PCLK} - 2$	2	ns

<sup>1</sup>SCLK frequency is  $64 \times FS$  where FS = the frequency of frame sync.



Figure 34. S/PDIF Receiver Internal Digital PLL Mode Timing



Figure 37. MLB Timing (3-Pin Interface)

Table 53. MLB Interface, 5-Pin Specifications

Parameter		Min	Тур	Max	Unit
5-Pin Chard	acteristics				
t <sub>MLBCLK</sub>	MLB Clock Period				
	512 FS		40		ns
	256 FS		81		ns
t <sub>MCKL</sub>	MLBCLK Low Time				
	512 FS	15			ns
	256 FS	30			ns
t <sub>MCKH</sub>	MLBCLK High Time				
	512 FS	15			ns
	256 FS	30			ns
t <sub>MCKR</sub>	MLBCLK Rise Time ( $V_{IL}$ to $V_{IH}$ )			6	ns
t <sub>MCKF</sub>	MLBCLK Fall Time ( $V_{H}$ to $V_{IL}$ )			6	ns
t <sub>MPWV</sub> <sup>1</sup>	MLBCLK Pulse Width Variation			2	nspp
t <sub>DSMCF</sub> <sup>2</sup>	DAT/SIG Input Setup Time	3			ns
t <sub>DHMCF</sub>	DAT/SIG Input Hold Time	5			ns
t <sub>MCDRV</sub>	DS/DO Output Data Delay From MLBCLK Rising Edge			8	ns
t <sub>MCRDL</sub> <sup>3</sup>	DO/SO Low From MLBCLK High				
	512 FS			10	ns
	256 FS			20	ns
C <sub>MLB</sub>	DS/DO Pin Load			40	pf

<sup>1</sup>Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp). <sup>2</sup>Gate Delays due to OR'ing logic on the pins must be accounted for.

<sup>3</sup>When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.

## **OUTPUT DRIVE CURRENTS**

Figure 41 shows typical I-V characteristics for the output drivers of the ADSP-2148x, and Table 55 shows the pins associated with each driver. The curves represent the current drive capability of the output drivers as a function of output voltage.

#### Table 55. Driver Types

Driver Type	Associated Pins
A	FLAG[0–3], AMI_ADDR[0–23], DATA[0–15], <u>AMI_RD</u> , <u>AMI_WR</u> , AMI_ACK, <u>MS[1-0]</u> , <u>SDRAS</u> , <u>SDCAS</u> , <u>SDWE</u> , SDDQM, SDCKE, SDA10, <u>EMU</u> , TDO, <u>RESETOUT</u> , DPI[1–14], DAI[1–20], <u>WDTRSTO</u> , MLBDAT, MLBSIG, MLBSO, MLBDO, MLBCLK
В	SDCLK



Figure 41. Typical Drive at Junction Temperature

## **TEST CONDITIONS**

The ac signal specifications (timing parameters) appear in Table 21 on Page 26 through Table 54 on Page 54. These include output disable time, output enable time, and capacitive loading. The timing specifications for the SHARC apply for the voltage reference levels in Figure 42.

Timing is measured on signals when they cross the 1.5 V level as described in Figure 43. All delays (in nanoseconds) are measured between the point that the first signal reaches 1.5  $\rm V$  and the point that the second signal reaches 1.5 V.



Figure 43. Voltage Reference Levels for AC Measurements



NOTES

THE WORST CASE TRANSMISSION LINE DELAY IS SHOWN AND CAN BE USED FOR THE OUTPUT TIMING ANALYSIS TO REFLECT THE TRANSMISSION LINE EFFECT AND MUST BE CONSIDERED. THE TRANSMISSION LINE (TD) IS FOR LOAD ONLY AND DOES NOT AFFECT THE DATA SHEET TIMING SPECIFICATIONS.

ANALOG DEVICES RECOMMENDS USING THE IBIS MODEL TIMING FOR A GIVEN SYSTEM REQUIREMENT. IF NECESSARY, A SYSTEM MAY INCORPORATE EXTERNAL DRIVERS TO COMPENSATE FOR ANY TIMING DIFFERENCES.

Figure 42. Equivalent Device Loading for AC Measurements (Includes All Fixtures)

## **CAPACITIVE LOADING**

Output delays and holds are based on standard capacitive loads: 30 pF on all pins (see Figure 42). Figure 46 and Figure 47 show graphically how output delays and holds vary with load capacitance. The graphs of Figure 44 through Figure 47 may not be linear outside the ranges shown for Typical Output Delay vs. Load Capacitance and Typical Output Rise Time (20% to 80%, V = Min) vs. Load Capacitance.



Figure 44. Typical Output Rise/Fall Time  $(20\% to 80\%, V_{DD EXT} = Max)$ 



Figure 53. 176-Lead Low Profile Quad Flat Package, Exposed Pad [LQFP\_EP]<sup>1</sup> (SW-176-2) Dimensions shown in millimeters

<sup>1</sup>For information relating to the exposed pad on the SW-176-2 package, see the table endnote on Page 60.

### SURFACE-MOUNT DESIGN

The exposed pad is required to be electrically and thermally connected to GND. Implement this by soldering the exposed pad to a GND PCB land that is the same size as the exposed pad. The GND PCB land should be robustly connected to the GND plane in the PCB for best electrical and thermal performance. No separate GND pins are provided in the package.