



Welcome to E-XFL.COM

Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Details

Product Status	Active
Туре	Floating Point
Interface	EBI/EMI, DAI, I ² C, SPI, SPORT, UART/USART
Clock Rate	350MHz
Non-Volatile Memory	External
On-Chip RAM	3Mbit
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP Exposed Pad
Supplier Device Package	100-LQFP-EP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21488kswz-3a1

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

The diagram on Page 1 shows the two clock domains that make up the ADSP-2148x processors. The core clock domain contains the following features:

- Two processing elements (PEx, PEy), each of which comprises an ALU, multiplier, shifter, and data register file
- Data address generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting 2x64-bit data transfers between memory and the core at every core processor cycle
- One periodic interval timer with pinout
- On-chip SRAM (5 Mbit) and mask-programmable ROM (4 Mbit)
- JTAG test access port for emulation and boundary scan. The JTAG provides software debug through user breakpoints which allows flexible exception handling.

The block diagram of the ADSP-2148x on Page 1 also shows the peripheral clock domain (also known as the I/O processor) which contains the following features:

- IOD0 (peripheral DMA) and IOD1 (external port DMA) buses for 32-bit data transfers
- Peripheral and external port buses for core connection
- External port with an AMI and SDRAM controller
- 4 units for PWM control
- 1 memory-to-memory (MTM) unit for internal-to-internal memory transfers
- Digital applications interface that includes four precision clock generators (PCG), an input data port (IDP/PDAP) for serial and parallel interconnects, an S/PDIF receiver/transmitter, four asynchronous sample rate converters, eight serial ports, and a flexible signal routing unit (DAI SRU).
- Digital peripheral interface that includes two timers, a 2-wire interface (TWI), one UART, two serial peripheral interfaces (SPI), 2 precision clock generators (PCG), pulse width modulation (PWM), and a flexible signal routing unit (DPI SRU2).

As shown in the SHARC core block diagram on Page 5, the processor uses two computational units to deliver a significant performance increase over the previous SHARC processors on a range of DSP algorithms. With its SIMD computational hardware, the processors can perform 2.7 GFLOPS running at 450 MHz.

FAMILY CORE ARCHITECTURE

The ADSP-2148x is code compatible at the assembly level with the ADSP-2147x, ADSP-2146x, ADSP-2137x, ADSP-2136x, ADSP-2126x, ADSP-21160, and ADSP-21161, and with the first generation ADSP-2106x SHARC processors. The ADSP-2148x shares architectural features with the ADSP-2126x, ADSP-2136x, ADSP-2137x, ADSP-2146x and ADSP-2116x SIMD SHARC processors, as shown in Figure 2 and detailed in the following sections.

SIMD Computational Engine

The ADSP-2148x contains two computational processing elements that operate as a single-instruction, multiple-data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter, and register file. PEx is always active, and PEy may be enabled by setting the PEYEN mode bit in the MODE1 register. SIMD mode allows the processor to execute the same instruction in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

SIMD mode also affects the way data is transferred between memory and the processing elements because twice the data bandwidth is required to sustain computational operation in the processing elements. Therefore, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each memory or register file access.

Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier, and shifter. These units perform all operations in a single cycle and are arranged in parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

Timer

The processor contains a core timer that can generate periodic software interrupts. The core timer can be configured to use FLAG3 as a timer expired signal.

Data Register File

Each processing element contains a general-purpose data register file. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the processor's enhanced Harvard architecture, allow unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0–R15 and in PEY as S0–S15.

Context Switch

Many of the processor's registers have secondary registers that can be activated during interrupt servicing for a fast context switch. The data registers in the register file, the DAG registers, and the multiplier result registers all have secondary registers. The primary registers are active at reset, while the secondary registers are activated by control bits in a mode control register.

subtract in both processing elements while branching and fetching up to four 32-bit values from memory, all in a single instruction.

Variable Instruction Set Architecture (VISA)

In addition to supporting the standard 48-bit instructions from previous SHARC processors, the ADSP-2148x supports new instructions of 16 and 32 bits. This feature, called Variable Instruction Set Architecture (VISA), drops redundant/unused bits within the 48-bit instruction to create more efficient and compact code. The program sequencer supports fetching these 16-bit and 32-bit instructions from both internal and external SDRAM memory. This support is not extended to the asynchronous memory interface (AMI). Source modules need to be built using the VISA option, in order to allow code generation tools to create these more efficient opcodes.

On-Chip Memory

The ADSP-21483 and the ADSP-21488 processors contain 3 Mbits of internal RAM (Table 3) and the ADSP-21486, ADSP-21487, and ADSP-21489 processors contain 5 Mbits of internal RAM (Table 4). Each memory block supports singlecycle, independent accesses by the core processor and I/O processor.

IOP Registers 0x0000 0000–0x0003 FFFF							
Long Word (64 Bits)	Extended Precision Normal or Instruction Word (48 Bits)	Normal Word (32 Bits)	Short Word (16 Bits)				
Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)	Block 0 ROM (Reserved)				
0x0004 0000–0x0004 7FFF	0x0008 0000–0x0008 AAA9	0x0008 0000–0x0008 FFFF	0x0010 0000–0x0011 FFFF				
Reserved	Reserved	Reserved	Reserved				
0x0004 8000–0x0004 8FFF	0x0008 AAAA–0x0008 BFFF	0x0009 0000–0x0009 1FFF	0x0012 0000–0x0012 3FFF				
Block 0 SRAM	Block 0 SRAM	Block 0 SRAM	Block 0 SRAM				
0x0004 9000–0x0004 CFFF	0x0008 C000–0x0009 1554	0x0009 2000–0x0009 9FFF	0x0012 4000–0x0013 3FFF				
Reserved	Reserved	Reserved	Reserved				
0x0004 D000–0x0004 FFFF	0x0009 1555–0x0009 FFFF	0x0009 A000–0x0009 FFFF	0x0013 4000–0x0013 FFFF				
Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)	Block 1 ROM (Reserved)				
0x0005 0000–0x0005 7FFF	0x000A 0000–0x000A AAA9	0x000A 0000–0x000A FFFF	0x0014 0000–0x0015 FFFF				
Reserved	Reserved	Reserved	Reserved				
0x0005 8000–0x0005 8FFF	0x000A AAAA–0x000A BFFF	0x000B 0000–0x000B 1FFF	0x0016 0000–0x0016 3FFF				
Block 1 SRAM	Block 1 SRAM	Block 1 SRAM	Block 1 SRAM				
0x0005 9000–0x0005 CFFF	0x000A C000–0x000B 1554	0x000B 2000–0x000B 9FFF	0x0016 4000–0x0017 3FFF				
Reserved	Reserved	Reserved	Reserved				
0x0005 D000–0x0005 FFFF	0x000B 1555–0x000B FFFF	0x000B A000–0x000B FFFF	0x0017 4000–0x0017 FFFF				
Block 2 SRAM	Block 2 SRAM	Block 2 SRAM	Block 2 SRAM				
0x0006 0000–0x0006 1FFF	0x000C 0000–0x000C 2AA9	0x000C 0000–0x000C 3FFF	0x0018 0000–0x0018 7FFF				
Reserved	Reserved	Reserved	Reserved				
0x0006 2000– 0x0006 FFFF	0x000C 2AAA–0x000D FFFF	0x000C 4000–0x000D FFFF	0x0018 8000–0x001B FFFF				
Block 3 SRAM	Block 3 SRAM	Block 3 SRAM	Block 3 SRAM				
0x0007 0000–0x0007 1FFF	0x000E 0000–0x000E 2AA9	0x000E 0000–0x000E 3FFF	0x001C 0000–0x001C 7FFF				
Reserved	Reserved	Reserved	Reserved				
0x0007 2000–0x0007 FFFF	0x000E 2AAA-0x000F FFFF	0x000E 4000–0x000F FFFF	0x001C 8000–0x001F FFFF				

Table 3. Internal Memory Space (3 MBits-ADSP-21483/ADSP-21488)¹

¹Some ADSP-2148x processors include a customer-definable ROM block. ROM addresses on these models are not reserved as shown in this table. Please contact your Analog Devices sales representative for additional details.

The processor's SRAM can be configured as a maximum of 160k words of 32-bit data, 320k words of 16-bit data, 106.7k words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to 5 megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is performed in a single instruction. While each memory block can store combinations of code and data, accesses are

most efficient when one block stores data using the DM bus for transfers, and the other block stores instructions and data using the PM bus for transfers.

Using the DM bus and PM buses, with one bus dedicated to a memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

The memory maps in Table 3 and Table 4 display the internal memory address space of the processors. The 48-bit space section describes what this address range looks like to an

• Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

Non-SDRAM external memory address space is shown in Table 5.

Table 5.	External Memor	y for Non-SDRAM Addresses
----------	----------------	---------------------------

Bank	Size in Words	Address Range
Bank 0	6M	0x0020 0000-0x007F FFFF
Bank 1	8M	0x0400 0000-0x047F FFFF
Bank 2	8M	0x0800 0000-0x087F FFFF
Bank 3	8M	0x0C00 0000-0x0C7F FFFF

External Port

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 176-lead LQFP, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types.

Asynchronous Memory Controller

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and banks 1, 2, and 3 occupy a 8M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

SDRAM Controller

The SDRAM controller provides an interface of up to four separate banks of industry-standard SDRAM devices at speeds up to f_{SDCLK} . Fully compliant with the SDRAM standard, each bank has its own memory select line ($\overline{MS0}$ – $\overline{MS3}$), and can be configured to contain between 4M bytes and 256M bytes of memory. SDRAM external memory address space is shown in Table 6. NOTE: this feature is not available on the ADSP-21486 model.

Table 6.	External Mem	ory for SDRAM	Addresses
----------	--------------	---------------	-----------

	Size in	
Bank	Words	Address Range
Bank 0	62M	0x0020 0000-0x03FF FFFF
Bank 1	64M	0x0400 0000-0x07FF FFFF
Bank 2	64M	0x0800 0000-0x0BFF FFFF
Bank 3	64M	0x0C00 0000-0x0FFF FFFF

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. Note that 32-bit wide devices are not supported on the SDRAM and AMI interfaces.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

SIMD Access to External Memory

The SDRAM controller on the processor supports SIMD access on the 64-bit EPD (external port data bus) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This removes the need to explicitly access the complimentary registers when the data is in external SDRAM memory.

VISA and ISA Access to External Memory

The SDRAM controller on the ADSP-2148x processors supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported. Note that code execution is only supported from bank 0 regardless of VISA/ISA. Table 7 shows the address ranges for instruction fetch in each mode.

Table 7. External Bank 0 Instruction Fetch

Access Type	Size in Words	Address Range
ISA (NW)	4M	0x0020 0000-0x005F FFFF
VISA (SW)	10M	0x0060 0000-0x00FF FFFF

Pulse-Width Modulation

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs generating 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

PIN FUNCTION DESCRIPTIONS

Table 11. Pin Descriptions

Name	Туре	State During/ After Reset	Description
ADDR ₂₃₋₀	I/O/T (ipu)	High-Z/ driven low (boot)	External Address. The processor outputs addresses for external memory and peripherals on these pins. The ADDR pins can be multiplexed to support the external memory interface address, and FLAGS15–8 (I/O) and PWM (O). After reset, all ADDR pins are in external memory interface mode and FLAG(0–3) pins are in FLAGS mode (default). When configured in the IDP_PDAP_CTL register, IDP channel 0 scans the ADDR _{23–4} pins for parallel input data.
DATA ₁₅₋₀	I/O/T (ipu)	High-Z	External Data. The data pins can be multiplexed to support the external memory interface data (I/O), and FLAGS ₇₋₀ (I/O).
AMI_ACK	l (ipu)		Memory Acknowledge. External devices can deassert AMI_ACK (low) to add wait states to an external memory access. AMI_ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
MS ₀₋₁	O/T (ipu)	High-Z	Memory Select Lines 0–1. These lines are asserted (low) as chip selects for the corresponding banks of external memory. The $\overline{\text{MS}}_{1-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{\text{MS}}_{1-0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, when the condition evaluates as true. The $\overline{\text{MS}}_1$ pin can be used in EPORT/FLASH boot mode. For more information, see the hardware reference.
AMI_RD	O/T (ipu)	High-Z	AMI Port Read Enable. AMI_RD is asserted whenever the processor reads a word from external memory.
AMI_WR	O/T (ipu)	High-Z	AMI Port Write Enable. AMI_WR is asserted when the processor writes a word to external memory.
FLAG0/IRQ0	I/O (ipu)	FLAG[0] INPUT	FLAG0/Interrupt Request0.
FLAG1/IRQ1	I/O (ipu)	FLAG[1] INPUT	FLAG1/Interrupt Request1.
FLAG2/IRQ2/MS2	I/O (ipu)	FLAG[2] INPUT	FLAG2/Interrupt Request2/Memory Select2.
FLAG3/TMREXP/MS3	I/O (ipu)	FLAG[3] INPUT	FLAG3/Timer Expired/Memory Select3.

The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between $26 \text{ k}\Omega$ - $63 \text{ k}\Omega$. The range of an ipd resistor can be between $31 \text{ k}\Omega$ - $85 \text{k}\Omega$. The three-state voltage of ipu pads will not reach to the full V_{DD_EXT} level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

SPECIFICATIONS

OPERATING CONDITIONS

		300 MHz / 350 MHz / 400 MHz		450 MHz				
Parameter ¹	Description	Min	Nominal	Max	Min	Nominal	Max	Unit
V _{DD_INT} ²	Internal (Core) Supply Voltage	1.05	1.1	1.15	SVS _{NOM} – 25 mV	1.0 – 1.15	SVS _{NOM} + 25 mV	V
V _{DD_EXT}	External (I/O) Supply Voltage	3.13		3.47	3.13		3.47	V
V _{DD_THD}	Thermal Diode Supply Voltage	3.13		3.47	3.13		3.47	V
V _{IH} ³	High Level Input Voltage @ V _{DD_EXT} = Max	2.0		3.6	2.0		3.6	v
V _{IL} ³	Low Level Input Voltage @ V _{DD_EXT} = Min	-0.3		0.8	-0.3		0.8	v
V _{IH_CLKIN} ⁴	High Level Input Voltage @ V _{DD_EXT} = Max	2.2		V_{DD_EXT}	2.2		V _{DD_EXT}	v
V _{IL_CLKIN}	Low Level Input Voltage @ V _{DD_EXT} = Min	-0.3		+0.8	-0.3		+0.8	v
Тј	Junction Temperature 100-Lead LQFP_EP @ T _{AMBIENT} 0°C to +70°C	0		110	0		115	°C
Tj	Junction Temperature 100-Lead LQFP_EP @ T _{AMBIENT} -40°C to +85°C	-40		125	NA		NA	°C
Тј	Junction Temperature 176-Lead LQFP_EP @ T _{AMBIENT} 0°C to +70°C	0		110	0		115	°C
Тj	Junction Temperature 176-Lead LQFP_EP @ T _{AMBIENT} -40°C to +85°C	-40		125	NA		NA	°C

¹Specifications subject to change without notice.

² SVS_{NOM} refers to the nominal SVS voltage which is set between 1.0 V and 1.15 V at the factory for each individual device. Only the unique SVS_{NOM} value in each chip may be used for 401 MHz to 450 MHz operation of that chip. This spec lists the possible range of the SVS_{NOM} values for all devices. The initial VDD_INT voltage at power on is 1.1 V nominal and it transitions to SVS programmed voltage as outlined in Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357).
³ Applies to input and bidirectional pins: ADDR23-0, DATA15-0, FLAG3-0, DAI_Px, DPI_Px, BOOT_CFGx, CLK_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, AMI_ACK, MLBCLK, MLBDAT, MLBSIG.

⁴Applies to input pins CLKIN, WDT_CLKIN.

TIMING SPECIFICATIONS

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times. See Figure 43 on Page 55 for voltage reference levels.

Switching characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied. Timing requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

Core Clock Requirements

The processor's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, the processor core, and the serial ports. During reset, program the ratio between the processor's internal clock frequency and external (CLKIN) clock frequency with the CLK_CFG1–0 pins.

The processor's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the processor uses an internal phase-locked loop (PLL, see Figure 4). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the processor's internal clock.



Figure 4. Core Clock and System Clock Relationship to CLKIN

Voltage Controlled Oscillator (VCO)

In application designs, the PLL multiplier value should be selected in such a way that the VCO frequency never exceeds $f_{\rm VCO}$ specified in Table 20.

- The product of CLKIN and PLLM must never exceed 1/2 of f_{VCO} (max) in Table 20 if the input divider is not enabled (INDIV = 0).
- The product of CLKIN and PLLM must never exceed f_{VCO} (max) in Table 20 if the input divider is enabled (INDIV = 1).

The VCO frequency is calculated as follows:

 $\begin{aligned} f_{VCO} &= 2 \times PLLM \times f_{INPUT} \\ f_{CCLK} &= (2 \times PLLM \times f_{INPUT}) \div PLLD \end{aligned}$

where:

 f_{VCO} = VCO output

PLLM = Multiplier value programmed in the PMCTL register. During reset, the PLLM value is derived from the ratio selected using the CLK_CFG pins in hardware.

PLLD = 2, 4, 8, or 16 based on the divider value programmed on the PMCTL register. During reset this value is 2.

 f_{INPUT} = is the input frequency to the PLL.

 f_{INPUT} = CLKIN when the input divider is disabled or

 f_{INPUT} = CLKIN ÷ 2 when the input divider is enabled

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in Table 18. All of the timing specifications for the ADSP-2148x peripherals are defined in relation to t_{PCLK} . See the peripheral specific section for each peripheral's timing information.

Table 18. Clock Periods

Timing	
Requirements	Description
t _{CK}	CLKIN Clock Period
t _{CCLK}	Processor Core Clock Period
t _{PCLK}	Peripheral Clock Period = $2 \times t_{CCLK}$
t _{SDCLK}	SDRAM Clock Period = $(t_{CCLK}) \times SDCKR$

Figure 4 shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the hardware reference.

Table 19. Power Up Sequencing Timing Requirements (Processor Startup)

Power-Up Sequencing

The timing requirements for processor startup are given in Table 19. While no specific power-up sequencing is required between V_{DD_EXT} and V_{DD_INT} , there are some considerations that system designs should take into account.

- No power supply should be powered up for an extended period of time (> 200 ms) before another supply starts to ramp up.
- If the V_{DD_INT} power supply comes up after V_{DD_EXT} , any pin, such as RESETOUT and RESET, may actually drive momentarily until the V_{DD_INT} rail has powered up. Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the V_{DD_INT} power supply comes up after V_{DD_EXT} , a leakage current of the order of threestate leakage current pull-up, pull-down may be observed on any pin, even if that is an input only (for example the RESET pin) until the V_{DD_INT} rail has powered up.

Parameter		Min	Max	Unit
Timing Requirem	nents			
t _{RSTVDD}	RESET Low Before V _{DD_EXT} or V _{DD_INT} On	0		ms
t _{IVDDEVDD}	V _{DD_INT} On Before V _{DD_EXT}	-200	+200	ms
t _{CLKVDD} ¹	CLKIN Valid After $V_{\text{DD_INT}}$ and $V_{\text{DD_EXT}}$ Valid	0	200	ms
t _{CLKRST}	CLKIN Valid Before RESET Deasserted	10 ²		μs
t _{PLLRST}	PLL Control Setup Before RESET Deasserted	20 ³		μs
Switching Chara	cteristic			
t _{CORERST} 4, 5	Core Reset Deasserted After RESET Deasserted	$4096 \times t_{CK} + 2 \times t_{CK}$	t _{CCLK}	

¹Valid V_{DD_INT} and V_{DD_EXT} assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

² Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

³Based on CLKIN cycles.

⁴ Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

⁵The 4096 cycle count depends on t_{SRST} specification in Table 21. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.





Clock Input

Table 20. Clock Input

		300 MHz		350 MHz		400 MHz		450 MHz		
Parameter		Min	Мах	Min	Max	Min	Max	Min	Мах	Unit
Timing	Requirements									
t _{CK}	CLKIN Period	26.66 ¹	100 ²	22.8 ¹	100 ²	20 ¹	100 ²	17.75 ¹	100 ²	ns
t _{CKL}	CLKIN Width Low	13	45	11	45	10	45	8.875	45	ns
t _{CKH}	CLKIN Width High	13	45	11	45	10	45	8.875	45	ns
t _{CKRF} ³	CLKIN Rise/Fall (0.4 V to 2.0 V)		3		3		3		3	ns
t _{CCLK} ⁴	CCLK Period	3.33	10	2.85	10	2.5	10	2.22	10	ns
f _{VCO} ⁵	VCO Frequency	200	800	200	800	200	800	200	900	MHz
t _{CKJ} ^{6, 7}	CLKIN Jitter Tolerance	-250	+250	-250	+250	-250	+250	-250	+250	ps

¹Applies only for CLK_CFG1–0 = 00 and default values for PLL control bits in PMCTL.

² Applies only for CLK_CFG1-0 = 01 and default values for PLL control bits in PMCTL.

³Guaranteed by simulation but not tested on silicon.

 4 Any changes to PLL control bits in the PMCTL register must meet core clock timing specification t_{CCLK}.

⁵See Figure 4 on Page 22 for VCO diagram.

⁶Actual input jitter should be combined with ac specifications for accurate timing analysis.

⁷ Jitter specification is maximum peak-to-peak time interval error (TIE) jitter.



Figure 6. Clock Input

Timer PWM_OUT Cycle Timing

The following timing specification applies to timer0 and timer1 in PWM_OUT (pulse-width modulation) mode. Timer signals are routed to the DPI_P14-1 pins through the DPI SRU. Therefore, the timing specifications provided below are valid at the DPI_P14-1 pins.

Table 25. Timer PWM_OUT Timing

Parameter		Min	Мах	Unit
Switching Chara	cteristic			
t _{PWMO}	Timer Pulse Width Output	$2 \times t_{PCLK} - 1.2$	$2 \times (2^{31} - 1) \times t_{PCLK}$	ns



Figure 12. Timer PWM_OUT Timing

Timer WDTH_CAP Timing

The following timing specification applies to timer0 and timer1, and in WDTH_CAP (pulse-width count and capture) mode. Timer signals are routed to the DPI_P14-1 pins through the SRU. Therefore, the timing specification provided below is valid at the DPI_P14-1 pins.

Table 26. Timer Width Capture Timing

Paramet	ter	Min	Мах	Unit
Timing R	equirement			
t _{PWI}	Timer Pulse Width	$2 \times t_{PCLK}$	$2 \times (2^{31} - 1) \times t_{PCLK}$	ns



Figure 13. Timer Width Capture Timing



Figure 19. AMI Read

AMI Write

Use these specifications for asynchronous interfacing to memories. Note that timing for AMI_ACK, ADDR, DATA, AMI_RD, AMI_WR, and strobe timing parameters only apply to asynchronous access mode.

Table 33. AMI Write

Parameter		Min	Мах	Unit
Timing Requi	rements			
t _{DAAK} ^{1, 2}	AMI_ACK Delay from Address, Selects		$t_{SDCLK} - 9.7 + W$	ns
t _{DSAK} ^{1, 3}	AMI_ACK Delay from AMI_WR Low		W – 6	ns
Switching Cha	aracteristics			
t _{DAWH} ²	Address Selects to AMI_WR Deasserted	$t_{SDCLK} - 3.1 + W$		ns
t _{DAWL} ²	Address Selects to AMI_WR Low	t _{SDCLK} – 3		ns
t _{WW}	AMI_WR Pulse Width	W – 1.3		ns
t _{DDWH}	Data Setup Before AMI_WR High	$t_{SDCLK} - 3.7 + W$		ns
t _{DWHA}	Address Hold After AMI_WR Deasserted	H + 0.15		ns
t _{DWHD}	Data Hold After AMI_WR Deasserted	Н		ns
t _{DATRWH} 4	Data Disable After AMI_WR Deasserted	$t_{SDCLK} - 4.3 + H$	$t_{SDCLK} + 4.9 + H$	ns
t _{WWR} ⁵	AMI_WR High to AMI_WR Low	t _{SDCLK} – 1.5 + H		ns
t _{DDWR}	Data Disable Before AMI_RD Low	$2 \times t_{SDCLK} - 6$		ns
t _{WDE}	Data Enabled to AMI_WR Low	t _{SDCLK} – 3.7		ns
W = (number	of wait states specified in AMICTLx register) × tsr	<u></u>		

 $H = (number of hold cycles specified in AMICTLX register) \times t_{SDCLK}$

¹AMI_ACK delay/setup: System must meet t_{DAAK}, or t_{DSAK}, for deassertion of AMI_ACK (low).

² The falling edge of \overline{MSx} is referenced.

³Note that timing for AMI_ACK, AMI_RD, AMI_WR, and strobe timing parameters only applies to asynchronous access mode.

⁴See Test Conditions on Page 55 for calculation of hold times given capacitive and dc loads.

⁵ For Write to Write: t_{SDCLK} + H, for both same bank and different bank. For Write to Read: 3 × t_{SDCLK} + H, for the same bank and different banks.



Figure 20. AMI Write

Table 37. Serial Ports—Enable and Three-State

Parameter		Min	Max	Unit
Switching C	haracteristics			
t _{DDTEN} 1	Data Enable from External Transmit SCLK	2		ns
t _{DDTTE} 1	Data Disable from External Transmit SCLK		11.5	ns
t _{DDTIN} 1	Data Enable from Internal Transmit SCLK	-1.5		ns

¹Referenced to drive edge.



Figure 23. Serial Ports—Enable and Three-State

Parallel Data Acquisition Port (PDAP)

The timing requirements for the PDAP are provided in Table 40. PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the PDAP, see the PDAP chapter of the hardware reference. Note that the 20 bits of external PDAP data can be provided through the ADDR23–4 pins or over the DAI pins.

Table 40. Parallel Data Acquisition Port (PDAP)

Parameter		Min	Max	Unit
Timing Requireme	nts			
t _{SPHOLD} ¹	PDAP_HOLD Setup Before PDAP_CLK Sample Edge	2.5		ns
t _{HPHOLD} 1	PDAP_HOLD Hold After PDAP_CLK Sample Edge	2.5		ns
t _{PDSD} ¹	PDAP_DAT Setup Before PDAP_CLK Sample Edge	3.85		ns
t _{PDHD} ¹	PDAP_DAT Hold After PDAP_CLK Sample Edge	2.5		ns
t _{PDCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2 - 3$		ns
t _{PDCLK}	Clock Period	$t_{PCLK} \times 4$		ns
Switching Charact	eristics			
t _{PDHLDD}	Delay of PDAP Strobe After Last PDAP_CLK Capture Edge for a Word	$2 \times t_{PCLK} + 3$		ns
t _{PDSTRB}	PDAP Strobe Pulse Width	$2 \times t_{PCLK} - 1.5$		ns

¹ Source pins of PDAP_DATA are ADDR23-4 or DAI pins. Source pins for PDAP_CLK and PDAP_HOLD are 1) DAI pins; 2) CLKIN through PCG; 3) DAI pins through PCG; or 4) ADDR3-2 pins.



Figure 26. PDAP Timing

Sample Rate Converter—Serial Input Port

The ASRC input signals are routed from the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided in Table 41 are valid at the DAI_P20-1 pins.

Table 41. ASRC, Serial Input Port

Parameter		Min	Мах	Unit
Timing Require	nents			
t _{SRCSFS} ¹	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
t _{SRCHFS} ¹	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
t _{SRCSD} ¹	Data Setup Before Serial Clock Rising Edge	4		ns
t _{SRCHD} 1	Data Hold After Serial Clock Rising Edge	5.5		ns
t _{SRCCLKW}	Clock Width	$(t_{PCLK} \times 4) \div 2$	2 – 1	ns
t _{SRCCLK}	Clock Period	$t_{PCLK} \times 4$		ns

¹ The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 27. ASRC Serial Input Port Timing

Sample Rate Converter—Serial Output Port

For the serial output port, the frame sync is an input, and it should meet setup and hold times with regard to SCLK on the output port. The serial data output has a hold time and delay

Table 42. ASRC, Serial Output Port

specification with regard to serial clock. Note that serial clock rising edge is the sampling edge, and the falling edge is the drive edge.

Parameter		Min	Max	Unit
Timing Requi	rements			
t _{SRCSFS} ¹	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
t _{SRCHFS} ¹	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
t _{SRCCLKW}	Clock Width	$(t_{PCLK} \times 4) \div$	2 – 1	ns
t _{SRCCLK}	Clock Period	$t_{PCLK} \times 4$		ns
Switching Ch	aracteristics			
t _{SRCTDD} ¹	Transmit Data Delay After Serial Clock Falling Edge		9.9	ns
t _{SRCTDH} 1	Transmit Data Hold After Serial Clock Falling Edge	1		ns

¹The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 28. ASRC Serial Output Port Timing

S/PDIF Transmitter Input Data Timing

The timing requirements for the S/PDIF transmitter are given in Table 47. Input signals are routed to the DAI_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI_P20-1 pins.

Table 47. S/PDIF Transmitter Input Data Timing

Parameter		Min	Мах	Unit
Timing Requi	rements			
t _{SISFS} ¹	Frame Sync Setup Before Serial Clock Rising Edge	3		ns
t _{SIHFS} 1	Frame Sync Hold After Serial Clock Rising Edge	3		ns
t_{SISD}^{1}	Data Setup Before Serial Clock Rising Edge	3		ns
t _{SIHD} ¹	Data Hold After Serial Clock Rising Edge	3		ns
t _{SITXCLKW}	Transmit Clock Width	9		ns
t _{SITXCLK}	Transmit Clock Period	20		ns
t _{SISCLKW}	Clock Width	36		ns
t _{SISCLK}	Clock Period	80		ns

¹The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 33. S/PDIF Transmitter Input Timing

Oversampling Clock (TxCLK) Switching Characteristics

The S/PDIF transmitter requires an oversampling clock input. This high frequency clock (TxCLK) input is divided down to generate the internal biphase clock.

Table 48.	Oversampling	Clock (TxCLK)	Switching	Characteristics
-----------	--------------	---------------	-----------	-----------------

Parameter	Мах	Unit
Frequency for TxCLK = 384 × Frame Sync	Oversampling Ratio × Frame Sync <= 1/t _{SITXCLK}	MHz
Frequency for TxCLK = $256 \times$ Frame Sync	49.2	MHz
Frame Rate (FS)	192.0	kHz

SPI Interface—Master

The ADSP-2148x contains two SPI ports. Both primary and secondary are available through DPI only. The timing provided in Table 50 and Table 51 applies to both.

Table 50. SPI Interface Protocol-Master Switching and Timing Specifications

Parameter		Min M	ax Unit
Timing Requiremen	ts		
t _{SSPIDM}	Data Input Valid to SPICLK Edge (Data Input Setup Time)	8.2	ns
t _{HSPIDM}	SPICLK Last Sampling Edge to Data Input Not Valid	2	ns
Switching Characte	ristics		
t _{SPICLKM}	Serial Clock Cycle	$8 \times t_{PCLK} - 2$	ns
t _{SPICHM}	Serial Clock High Period	$4 \times t_{PCLK} - 2$	ns
t _{SPICLM}	Serial Clock Low Period	$4 \times t_{PCLK} - 2$	ns
t _{DDSPIDM}	SPICLK Edge to Data Out Valid (Data Out Delay Time)	2.	5 ns
t _{HDSPIDM}	SPICLK Edge to Data Out Not Valid (Data Out Hold Time)	$4 \times t_{PCLK} - 2$	ns
t _{SDSCIM}	DPI Pin (SPI Device Select) Low to First SPICLK Edge	$4 \times t_{PCLK} - 2$	ns
t _{HDSM}	Last SPICLK Edge to DPI Pin (SPI Device Select) High	$4 \times t_{PCLK} - 2$	ns
t _{SPITDM}	Sequential Transfer Delay	$4 \times t_{PCLK} - 1.2$	ns



Figure 35. SPI Master Timing

Note that the thermal characteristics values provided in Table 56 and Table 57 are modeled values.

Parameter	Condition	Typical	Unit
θ _{JA}	Airflow = 0 m/s	17.8	°C/W
θ_{JMA}	Airflow = 1 m/s	15.4	°C/W
θ_{JMA}	Airflow = 2 m/s	14.6	°C/W
_{JL} θ		2.4	°C/W
$_{TL}\Psi$	Airflow = 0 m/s	0.24	°C/W
Ψ_{JMT}	Airflow = 1 m/s	0.37	°C/W
Ψ_{JMT}	Airflow = 2 m/s	0.51	°C/W

Table 56. Thermal Characteristics for 100-Lead LQFP_EP

Table 57.	Thermal	Characteristics for	176-Lead L	QFP_EP
-----------	---------	----------------------------	------------	--------

Parameter	Condition	Typical	Unit
θ _{JA}	Airflow = 0 m/s	16.9	°C/W
θ _{JMA}	Airflow = 1 m/s	14.6	°C/W
θ _{JMA}	Airflow = 2 m/s	13.8	°C/W
θ _{JC}		2.3	°C/W
Ψ_{JT}	Airflow = 0 m/s	0.21	°C/W
Ψ_{JMT}	Airflow = 1 m/s	0.32	°C/W
Ψ_{JMT}	Airflow = 2 m/s	0.41	°C/W

Thermal Diode

The ADSP-2148x processors incorporate thermal diode/s to monitor the die temperature. The thermal diode of is a grounded collector, PNP Bipolar Junction Transistor (BJT). The THD P pin is connected to the emitter and the THD M pin is connected to the base of the transistor. These pins can be used by an external temperature sensor (such as ADM 1021A or LM86 or others) to read the die temperature of the chip.

The technique used by the external temperature sensor is to measure the change in VBE when the thermal diode is operated at two different currents. This is shown in the following equation:

$$\Delta V_{BE} = n \times \frac{kT}{q} \times \ln(N)$$

where:

n = multiplication factor close to 1, depending on process variations

k = Boltzmann's constant

T =temperature (°C)

q = charge of the electron

N = ratio of the two currents

The two currents are usually in the range of 10 micro Amperes to 300 micro Amperes for the common temperature sensor chips available.

Table 58 contains the thermal diode specifications using the transistor model.

Symbol	Parameter	Min	Тур	Мах	Unit
I _{FW} ²	Forward Bias Current	10		300	μA
IE	Emitter Current	10		300	μA
n _Q ^{3, 4}	Transistor Ideality	1.012	1.015	1.017	
R _T ^{3, 5}	Series Resistance	0.12	0.2	0.28	Ω

Table 58. Thermal Diode Parameters - Transistor Model¹

¹See Engineer-to-Engineer Note Using the On-Chip Thermal Diode on Analog Devices Processors (EE-346).

²Analog Devices does not recommend operation of the thermal diode under reverse bias.

³Specified by design characterization.

⁴ The ideality factor, nQ, represents the deviation from ideal diode behavior as exemplified by the diode equation: $I_{\rm C} = I_{\rm S} \times (e^{qVBE/nqkT} - 1)$ where $I_{\rm S} =$ saturation current, q = electronic charge, $V_{BE} =$ voltage across the diode, k = Boltzmann Constant, and T = absolute temperature (Kelvin).

⁵The series resistance (R_T) can be used for more accurate readings as needed.

Figure 48 shows the top view of the 100-lead LQFP_EP lead configuration. Figure 49 shows the bottom view of the 100-lead LQFP_EP lead configuration.



Figure 48. 100-Lead LQFP_EP Lead Configuration (Top View)



Figure 49. 100-Lead LQFP_EP Lead Configuration (Bottom View)

Table 62. Automotive Models ADSP-21488, and ADSP-21489 176-Lead LQFP_EP Lead Assignment (Numerical by Lead Number)

Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.	Lead Name	Lead No.
SDDQM	1	V _{DD_EXT}	45	DAI_P10	89	V _{DD_INT}	133
MS0	2	DPI_P08	46	V _{DD_INT}	90	FLAG0	134
SDCKE	3	DPI_P07	47	V _{DD_EXT}	91	FLAG1	135
V _{DD INT}	4	V _{DD INT}	48	DAI_P20	92	FLAG2	136
CLK_CFG1	5	DPI_P09	49	V _{DD_INT}	93	MLBCLK	137
ADDR0	6	DPI_P10	50	DAI_P08	94	FLAG3	138
BOOT_CFG0	7	DPI_P11	51	DAI_P14	95	MLBDAT	139
V _{DD_EXT}	8	DPI_P12	52	DAI_P04	96	MLBDO	140
ADDR1	9	DPI_P13	53	DAI_P18	97	V _{DD EXT}	141
ADDR2	10	DPI_P14	54	DAI_P17	98	MLBSIG	142
ADDR3	11	DAI_P03	55	DAI_P16	99	V _{DD_INT}	143
ADDR4	12	NC	56	DAI_P12	100	TRST	144
ADDR5	13	V _{DD EXT}	57	DAI_P15	101	MLBSO	145
BOOT_CFG1	14	NC	58	V _{DD INT}	102	EMU	146
GND	15	NC	59	DAI_P11	103	DATA0	147
ADDR6	16	NC	60	V _{DD EXT}	104	DATA1	148
ADDR7	17	NC	61	V _{DD INT}	105	DATA2	149
NC	18	V _{DD INT}	62	BOOT_CFG2	106	DATA3	150
NC	19	NC	63	V _{DD INT}	107	TDO	151
ADDR8	20	NC	64	AMI_ACK	108	DATA4	152
ADDR9	21	V _{DD INT}	65	GND	109	V _{DD EXT}	153
CLK_CFG0	22	NC	66	THD_M	110	DATA5	154
V _{DD INT}	23	NC	67	THD_P	111	DATA6	155
CLKIN	24	V _{DD INT}	68	V _{DD THD}	112	V _{DD INT}	156
XTAL	25	NC	69	V _{DD INT}	113	DATA7	157
ADDR10	26	WDTRSTO	70	V _{DD INT}	114	TDI	158
SDA10	27	NC	71	MS1	115	SDCLK	159
V _{DD EXT}	28	V _{DD EXT}	72	V _{DD INT}	116	V _{DD EXT}	160
V _{DD INT}	29	DAI_P07	73	WDT_CLKO	117	DATA8	161
ADDR11	30	DAI_P13	74	WDT_CLKIN	118	DATA9	162
ADDR12	31	DAI_P19	75	V _{DD EXT}	119	DATA10	163
ADDR17	32	DAI_P01	76	ADDR23	120	ТСК	164
ADDR13	33	DAI_P02	77	ADDR22	121	DATA11	165
V _{DD INT}	34	V _{DD INT}	78	ADDR21	122	DATA12	166
ADDR18	35	NC	79	V _{DD INT}	123	DATA14	167
RESETOUT/RUNRSTIN	36	NC	80	ADDR20	124	DATA13	168
V _{DD INT}	37	NC	81	ADDR19	125	V _{DD INT}	169
DPI_P01	38	NC	82	V _{DD EXT}	126	DATA15	170
DPI_P02	39	NC	83	ADDR16	127	SDWE	171
DPI_P03	40	V _{DD_EXT}	84	ADDR15	128	SDRAS	172
V _{DD_INT}	41	V _{DD_INT}	85	V _{DD_INT}	129	RESET	173
DPI_P05	42	DAI_P06	86	ADDR14	130	TMS	174
DPI_P04	43	DAI_P05	87	AMI_WR	131	SDCAS	175
DPI_P06	44	DAI_P09	88	AMI_RD	132	V _{DD_INT}	176
						GND	177*
* Lead no. 177 (exposed pad) is the GND supply (see Figure 50 and Figure 51) for the processor; this pad must be robustly connected to GND.							