

Welcome to E-XFL.COM

#### Understanding <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

#### Applications of <u>Embedded - DSP (Digital</u> <u>Signal Processors)</u>

#### Details

E·XFl

Product Status	Active
Туре	Floating Point
Interface	EBI/EMI, DAI, I²C, SPI, SPORT, UART/USART
Clock Rate	400MHz
Non-Volatile Memory	External
On-Chip RAM	5Mbit
Voltage - I/O	3.30V
Voltage - Core	1.10V
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	176-LQFP Exposed Pad
Supplier Device Package	176-LQFP-EP (24x24)
Purchase URL	https://www.e-xfl.com/product-detail/analog-devices/adsp-21489bswz-4b

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



Figure 2. SHARC Core Block Diagram

### **Universal Registers**

These registers can be used for general-purpose tasks. The USTAT (4) registers allow easy bit manipulations (Set, Clear, Toggle, Test, XOR) for all peripheral registers (control/status).

The data bus exchange register (PX) permits data to be passed between the 64-bit PM data bus and the 64-bit DM data bus, or between the 40-bit register file and the PM/DM data bus. These registers contain hardware to handle the data width difference.

#### Single-Cycle Fetch of Instruction and Four Operands

The ADSP-2148x features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data. With the its separate program and data memory buses and onchip instruction cache, the processor can simultaneously fetch four operands (two over each data bus) and one instruction (from the cache), all in a single cycle.

#### Instruction Cache

The processor includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full speed execution of core, looped operations such as digital filter multiply-accumulates, and FFT butterfly processing.

### Data Address Generators With Zero-Overhead Hardware Circular Buffer Support

The two data address generators (DAGs) are used for indirect addressing and implementing circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wraparound, reduce overhead, increase performance, and simplify implementation. Circular buffers can start and end at any memory location.

#### Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the processor can conditionally execute a multiply, an add, and a

• Arbitration logic to coordinate core and DMA transfers between internal and external memory over the external port.

Non-SDRAM external memory address space is shown in Table 5.

Table 5.	External Memor	y for Non-SDRAM Addresses
----------	----------------	---------------------------

Bank	Size in Words	Address Range
Bank 0	6M	0x0020 0000-0x007F FFFF
Bank 1	8M	0x0400 0000-0x047F FFFF
Bank 2	8M	0x0800 0000-0x087F FFFF
Bank 3	8M	0x0C00 0000-0x0C7F FFFF

### **External Port**

The external port provides a high performance, glueless interface to a wide variety of industry-standard memory devices. The external port, available on the 176-lead LQFP, may be used to interface to synchronous and/or asynchronous memory devices through the use of its separate internal memory controllers. The first is an SDRAM controller for connection of industry-standard synchronous DRAM devices while the second is an asynchronous memory controller intended to interface to a variety of memory devices. Four memory select pins enable up to four separate devices to coexist, supporting any desired combination of synchronous and asynchronous device types.

#### Asynchronous Memory Controller

The asynchronous memory controller provides a configurable interface for up to four separate banks of memory or I/O devices. Each bank can be independently programmed with different timing parameters, enabling connection to a wide variety of memory devices including SRAM, flash, and EPROM, as well as I/O devices that interface with standard memory control lines. Bank 0 occupies a 6M word window and banks 1, 2, and 3 occupy a 8M word window in the processor's address space but, if not fully populated, these windows are not made contiguous by the memory controller logic.

#### **SDRAM Controller**

The SDRAM controller provides an interface of up to four separate banks of industry-standard SDRAM devices at speeds up to  $f_{SDCLK}$ . Fully compliant with the SDRAM standard, each bank has its own memory select line ( $\overline{MS0}$ – $\overline{MS3}$ ), and can be configured to contain between 4M bytes and 256M bytes of memory. SDRAM external memory address space is shown in Table 6. NOTE: this feature is not available on the ADSP-21486 model.

Table 6.	External Mem	ory for SDRAM	Addresses
----------	--------------	---------------	-----------

	Size in	
Bank	Words	Address Range
Bank 0	62M	0x0020 0000-0x03FF FFFF
Bank 1	64M	0x0400 0000-0x07FF FFFF
Bank 2	64M	0x0800 0000-0x0BFF FFFF
Bank 3	64M	0x0C00 0000-0x0FFF FFFF

A set of programmable timing parameters is available to configure the SDRAM banks to support slower memory devices. Note that 32-bit wide devices are not supported on the SDRAM and AMI interfaces.

The SDRAM controller address, data, clock, and control pins can drive loads up to distributed 30 pF. For larger memory systems, the SDRAM controller external buffer timing should be selected and external buffering should be provided so that the load on the SDRAM controller pins does not exceed 30 pF.

Note that the external memory bank addresses shown are for normal-word (32-bit) accesses. If 48-bit instructions as well as 32-bit data are both placed in the same external memory bank, care must be taken while mapping them to avoid overlap.

#### SIMD Access to External Memory

The SDRAM controller on the processor supports SIMD access on the 64-bit EPD (external port data bus) which allows access to the complementary registers on the PEy unit in the normal word space (NW). This removes the need to explicitly access the complimentary registers when the data is in external SDRAM memory.

#### VISA and ISA Access to External Memory

The SDRAM controller on the ADSP-2148x processors supports VISA code operation which reduces the memory load since the VISA instructions are compressed. Moreover, bus fetching is reduced because, in the best case, one 48-bit fetch contains three valid instructions. Code execution from the traditional ISA operation is also supported. Note that code execution is only supported from bank 0 regardless of VISA/ISA. Table 7 shows the address ranges for instruction fetch in each mode.

#### Table 7. External Bank 0 Instruction Fetch

Access Type	Size in Words	Address Range
ISA (NW)	4M	0x0020 0000-0x005F FFFF
VISA (SW)	10M	0x0060 0000-0x00FF FFFF

#### **Pulse-Width Modulation**

The PWM module is a flexible, programmable, PWM waveform generator that can be programmed to generate the required switching patterns for various applications related to motor and engine control or audio power control. The PWM generator can generate either center-aligned or edge-aligned PWM waveforms. In addition, it can generate complementary signals on two outputs in paired mode or independent signals in nonpaired mode (applicable to a single group of four PWM waveforms).

The entire PWM module has four groups of four PWM outputs generating 16 PWM outputs in total. Each PWM group produces two pairs of PWM signals on the four PWM outputs.

The PWM generator is capable of operating in two distinct modes while generating center-aligned PWM waveforms: single-update mode or double-update mode. In single-update mode the duty cycle values are programmable only once per PWM period. This results in PWM patterns that are symmetrical about the midpoint of the PWM period. In double-update mode, a second updating of the PWM registers is implemented at the midpoint of the PWM period. In this mode, it is possible to produce asymmetrical PWM patterns that produce lower harmonic distortion in three-phase PWM inverters.

PWM signals can be mapped to the external port address lines or to the DPI pins.

## MediaLB

The automotive models of the ADSP-2148x processors have an MLB interface which allows the processor to function as a media local bus device. It includes support for both 3-pin as well as 5-pin media local bus protocols. It supports speeds up to 1024 FS (49.25 Mbits/sec, FS = 48.1 kHz) and up to 31 logical channels, with up to 124 bytes of data per media local bus frame. For a list of automotive models, see Automotive Products on Page 66.

## Digital Applications Interface (DAI)

The digital applications interface (DAI) allows the connection of various peripherals to any of the DAI pins (DAI\_P20-1). Programs make these connections using the signal routing unit (SRU).

The SRU is a matrix routing unit (or group of multiplexers) that enables the peripherals provided by the DAI to be interconnected under software control. This allows easy use of the DAI associated peripherals for a much wider variety of applications by using a larger set of algorithms than is possible with nonconfigurable signal paths.

The DAI includes eight serial ports, four precision clock generators (PCG), a S/PDIF transceiver, four ASRCs, and an input data port (IDP). The IDP provides an additional input path to the SHARC core, configurable as either eight channels of serial data, or a single 20-bit wide synchronous parallel data acquisition port. Each data channel has its own DMA channel that is independent from the processor's serial ports.

### Serial Ports (SPORTs)

The ADSP-2148x features eight synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices such as Analog Devices' AD183x family of audio codecs, ADCs, and DACs. The serial ports are made up of two data lines, a clock, and frame sync. The data lines can be programmed to either transmit or receive and each data line has a dedicated DMA channel.

Serial ports can support up to 16 transmit or 16 receive DMA channels of audio data when all eight SPORTs are enabled, or four full duplex TDM streams of 128 channels per frame.

Serial port data can be automatically transferred to and from on-chip memory/external memory via dedicated DMA channels. Each of the serial ports can work in conjunction with another serial port to provide TDM support. One SPORT provides two transmit signals while the other SPORT provides the two receive signals. The frame sync and clock are shared.

Serial ports operate in five modes:

- Standard serial mode
- Multichannel (TDM) mode
- I<sup>2</sup>S mode
- Packed I<sup>2</sup>S mode
- Left-justified mode

### S/PDIF-Compatible Digital Audio Receiver/Transmitter

The S/PDIF receiver/transmitter has no separate DMA channels. It receives audio data in serial format and converts it into a biphase encoded signal. The serial data input to the receiver/transmitter can be formatted as left-justified, I<sup>2</sup>S or right-justified with word widths of 16, 18, 20, or 24 bits.

The serial data, clock, and frame sync inputs to the S/PDIF receiver/transmitter are routed through the signal routing unit (SRU). They can come from a variety of sources, such as the SPORTs, external pins, or the precision clock generators (PCGs), and are controlled by the SRU control registers.

### Asynchronous Sample Rate Converter (SRC)

The asynchronous sample rate converter contains four SRC blocks and is the same core as that used in the AD1896 192 kHz stereo asynchronous sample rate converter and provides up to 128 dB SNR. The SRC block is used to perform synchronous or asynchronous sample rate conversion across independent stereo channels, without using internal processor resources. The four SRC blocks can also be configured to operate together to convert multichannel audio data without phase mismatches. Finally, the SRC can be used to clean up audio data from jittery clock sources such as the S/PDIF receiver.

### **Input Data Port**

The IDP provides up to eight serial input channels—each with its own clock, frame sync, and data inputs. The eight channels are automatically multiplexed into a single 32-bit by eight-deep FIFO. Data is always formatted as a 64-bit frame and divided into two 32-bit words. The serial protocol is designed to receive audio channels in I<sup>2</sup>S, left-justified sample pair, or right-justified mode.

The IDP also provides a parallel data acquisition port (PDAP), which can be used for receiving parallel data. The PDAP port has a clock input and a hold input. The data for the PDAP can be received from DAI pins or from the external port pins. The PDAP supports a maximum of 20-bit data and four different packing modes to receive the incoming data.

### **Precision Clock Generators**

The precision clock generators (PCG) consist of four units, each of which generates a pair of signals (clock and frame sync) derived from a clock input signal. The units, A B, C, and D, are identical in functionality and operate independently of each other. The two signals generated by each unit are normally used as a serial bit clock/frame sync pair.

# **PIN FUNCTION DESCRIPTIONS**

Table 11. Pin Descriptions

Name	Туре	State During/ After Reset	Description
ADDR <sub>23-0</sub>	I/O/T (ipu)	High-Z/ driven low (boot)	<b>External Address.</b> The processor outputs addresses for external memory and peripherals on these pins. The ADDR pins can be multiplexed to support the external memory interface address, and FLAGS15–8 (I/O) and PWM (O). After reset, all ADDR pins are in external memory interface mode and FLAG(0–3) pins are in FLAGS mode (default). When configured in the IDP_PDAP_CTL register, IDP channel 0 scans the ADDR <sub>23–4</sub> pins for parallel input data.
DATA <sub>15-0</sub>	I/O/T (ipu)	High-Z	<b>External Data.</b> The data pins can be multiplexed to support the external memory interface data (I/O), and FLAGS <sub>7-0</sub> (I/O).
AMI_ACK	l (ipu)		<b>Memory Acknowledge.</b> External devices can deassert AMI_ACK (low) to add wait states to an external memory access. AMI_ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.
MS <sub>0-1</sub>	O/T (ipu)	High-Z	<b>Memory Select Lines 0–1.</b> These lines are asserted (low) as chip selects for the corresponding banks of external memory. The $\overline{\text{MS}}_{1-0}$ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the $\overline{\text{MS}}_{1-0}$ lines are inactive; they are active however when a conditional memory access instruction is executed, when the condition evaluates as true. The $\overline{\text{MS}}_1$ pin can be used in EPORT/FLASH boot mode. For more information, see the hardware reference.
AMI_RD	O/T (ipu)	High-Z	<b>AMI Port Read Enable.</b> AMI_RD is asserted whenever the processor reads a word from external memory.
AMI_WR	O/T (ipu)	High-Z	<b>AMI Port Write Enable.</b> AMI_WR is asserted when the processor writes a word to external memory.
FLAG0/IRQ0	I/O (ipu)	FLAG[0] INPUT	FLAG0/Interrupt Request0.
FLAG1/IRQ1	I/O (ipu)	FLAG[1] INPUT	FLAG1/Interrupt Request1.
FLAG2/IRQ2/MS2	I/O (ipu)	FLAG[2] INPUT	FLAG2/Interrupt Request2/Memory Select2.
FLAG3/TMREXP/MS3	I/O (ipu)	FLAG[3] INPUT	FLAG3/Timer Expired/Memory Select3.

The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between  $26 \text{ k}\Omega$ - $63 \text{ k}\Omega$ . The range of an ipd resistor can be between  $31 \text{ k}\Omega$ - $85 \text{k}\Omega$ . The three-state voltage of ipu pads will not reach to the full V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

Table 11. Pin Descriptions (Continued)

		State During/	
Name	Туре	After Reset	Description
SDRAS	O/T (ipu)	High-Z/ driven high	<b>SDRAM Row Address Strobe.</b> Connect to SDRAM's RAS pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.
SDCAS	O/T (ipu)	High-Z/ driven high	<b>SDRAM Column Address Select.</b> Connect to SDRAM's CAS pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.
SDWE	O/T (ipu)	High-Z/ driven high	<b>SDRAM Write Enable.</b> Connect to SDRAM's WE or W buffer pin. In conjunction with other SDRAM command pins, defines the operation for the SDRAM to perform.
SDCKE	O/T (ipu)	High-Z/ driven high	<b>SDRAM Clock Enable.</b> Connect to SDRAM's CKE pin. Enables and disables the CLK signal. For details, see the data sheet supplied with the SDRAM device.
SDA10	O/T (ipu)	High-Z/ driven high	<b>SDRAM A10 Pin.</b> Enables applications to refresh an SDRAM in parallel with non-SDRAM accesses. This pin replaces the DSP's ADDR10 pin only during SDRAM accesses.
SDDQM	O/T (ipu)	High-Z/ driven high	<b>DQM Data Mask.</b> SDRAM Input mask signal for write accesses and output mask signal for read accesses. Input data is masked when DQM is sampled high during a write cycle. The SDRAM output buffers are placed in a High-Z state when DQM is sampled high during a read cycle. SDDQM is driven high from reset de-assertion until SDRAM initialization completes. Afterwards it is driven low irrespective of whether any SDRAM accesses occur or not.
SDCLK	O/T (ipd)	High-Z/ driving	<b>SDRAM Clock Output.</b> Clock driver for this pin differs from all other clock drivers. See Figure 41 on Page 55. For models in the 100-lead package, the SDRAM interface should be disabled to avoid unnecessary power switching by setting the DSDCTL bit in SDCTL register. For more information, see the hardware reference.
DAI_P <sub>20-1</sub>	I/O/T (ipu)	High-Z	<b>Digital Applications Interface</b> . These pins provide the physical interface to the DAI SRU. The DAI SRU configuration registers define the combination of on-chip audio- centric peripheral inputs or outputs connected to the pin and to the pin's output enable. The configuration registers of these peripherals then determines the exact behavior of the pin. Any input or output signal present in the DAI SRU may be routed to any of these pins.
DPI_P <sub>14-1</sub>	I/O/T (ipu)	High-Z	<b>Digital Peripheral Interface.</b> These pins provide the physical interface to the DPI SRU. The DPI SRU configuration registers define the combination of on-chip peripheral inputs or outputs connected to the pin and to the pin's output enable. The configu- ration registers of these peripherals then determines the exact behavior of the pin. Any input or output signal present in the DPI SRU may be routed to any of these pins.
WDT_CLKIN	I		Watchdog Timer Clock Input. This pin should be pulled low when not used.
WDT_CLKO	0		Watchdog Resonator Pad Output.
WDTRSTO	O (ipu)		Watchdog Timer Reset Out.
THD_P	I		Thermal Diode Anode. When not used, this pin can be left floating.
THD_M	0		Thermal Diode Cathode. When not used, this pin can be left floating.

The following symbols appear in the Type column of this table: **A** = asynchronous, **I** = input, **O** = output, **S** = synchronous, **A/D** = active drive, **O/D** = open drain, and **T** = three-state, **ipd** = internal pull-down resistor, **ipu** = internal pull-up resistor.

The internal pull-up (ipu) and internal pull-down (ipd) resistors are designed to hold the internal path from the pins at the expected logic levels. To pull-up or pull-down the external pads to the expected logic levels, use external resistors. Internal pull-up/pull-down resistors cannot be enabled/disabled and the value of these resistors cannot be programmed. The range of an ipu resistor can be between  $26 \text{ k}\Omega-63 \text{ k}\Omega$ . The range of an ipd resistor can be between  $31 \text{ k}\Omega-85 \text{ k}\Omega$ . The three-state voltage of ipu pads will not reach to the full V<sub>DD\_EXT</sub> level; at typical conditions the voltage is in the range of 2.3 V to 2.7 V.

In this table, all pins are LVTTL compliant with the exception of the thermal diode pins.

# **SPECIFICATIONS**

# **OPERATING CONDITIONS**

		300 MHz / 350 MHz / 400 MHz		450 MHz				
Parameter <sup>1</sup>	Description	Min	Nominal	Max	Min	Nominal	Max	Unit
V <sub>DD_INT</sub> <sup>2</sup>	Internal (Core) Supply Voltage	1.05	1.1	1.15	SVS <sub>NOM</sub> – 25 mV	1.0 – 1.15	SVS <sub>NOM</sub> + 25 mV	V
V <sub>DD_EXT</sub>	External (I/O) Supply Voltage	3.13		3.47	3.13		3.47	V
V <sub>DD_THD</sub>	Thermal Diode Supply Voltage	3.13		3.47	3.13		3.47	V
V <sub>IH</sub> <sup>3</sup>	High Level Input Voltage @ V <sub>DD_EXT</sub> = Max	2.0		3.6	2.0		3.6	v
V <sub>IL</sub> <sup>3</sup>	Low Level Input Voltage @ V <sub>DD_EXT</sub> = Min	-0.3		0.8	-0.3		0.8	v
V <sub>IH_CLKIN</sub> <sup>4</sup>	High Level Input Voltage @ V <sub>DD_EXT</sub> = Max	2.2		$V_{DD\_EXT}$	2.2		V <sub>DD_EXT</sub>	v
V <sub>IL_CLKIN</sub>	Low Level Input Voltage @ V <sub>DD_EXT</sub> = Min	-0.3		+0.8	-0.3		+0.8	v
Тј	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> 0°C to +70°C	0		110	0		115	°C
Tj	Junction Temperature 100-Lead LQFP_EP @ T <sub>AMBIENT</sub> -40°C to +85°C	-40		125	NA		NA	°C
Тј	Junction Temperature 176-Lead LQFP_EP @ T <sub>AMBIENT</sub> 0°C to +70°C	0		110	0		115	°C
Тj	Junction Temperature 176-Lead LQFP_EP @ T <sub>AMBIENT</sub> -40°C to +85°C	-40		125	NA		NA	°C

<sup>1</sup>Specifications subject to change without notice.

<sup>2</sup> SVS<sub>NOM</sub> refers to the nominal SVS voltage which is set between 1.0 V and 1.15 V at the factory for each individual device. Only the unique SVS<sub>NOM</sub> value in each chip may be used for 401 MHz to 450 MHz operation of that chip. This spec lists the possible range of the SVS<sub>NOM</sub> values for all devices. The initial VDD\_INT voltage at power on is 1.1 V nominal and it transitions to SVS programmed voltage as outlined in Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357).
<sup>3</sup> Applies to input and bidirectional pins: ADDR23-0, DATA15-0, FLAG3-0, DAI\_Px, DPI\_Px, BOOT\_CFGx, CLK\_CFGx, RUNRSTIN, RESET, TCK, TMS, TDI, TRST, AMI\_ACK, MLBCLK, MLBDAT, MLBSIG.

<sup>4</sup>Applies to input pins CLKIN, WDT\_CLKIN.

### **Total Power Dissipation**

The information in this section should be augmented with the Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348).

Total power dissipation has two components:

- 1. Internal power consumption is additionally comprised of two components:
  - Static current due to leakage. Table 14 shows the static current consumption ( $I_{DD\_INT\_STATIC}$ ) as a function of junction temperature ( $T_J$ ) and core voltage ( $V_{DD\_INT}$ ).
  - Dynamic current ( $I_{DD\_INT\_DYNAMIC}$ ), due to transistor switching characteristics and activity level of the processor. The activity level is reflected by the Activity Scaling Factor (ASF), which represents the activity level of the application code running on the processor core and having various levels of peripheral and external port activity (Table 13).

Dynamic current consumption is calculated by selecting the ASF that corresponds most closely with the user application and then multiplying that with the dynamic current consumption (Table 15).

2. External power consumption is due to the switching activity of the external pins.

Activity	Scaling Factor (ASF)
Idle	0.29
Low	0.53
Medium Low	0.61
Medium High	0.77
Peak Typical (50:50) <sup>2</sup>	0.85
Peak Typical (60:40) <sup>2</sup>	0.93
Peak Typical (70:30) <sup>2</sup>	1.00
High Typical	1.16
High	1.25
Peak	1.31

Table 13. Activity Scaling Factors (ASF)<sup>1</sup>

<sup>1</sup>See the Engineer-to-Engineer Note Estimating Power for ADSP-214xx SHARC Processors (EE-348) for more information on the explanation of the power vectors specific to the ASF table.

<sup>2</sup> Ratio of continuous instruction loop (core) to SDRAM control code reads and writes.

	V <sub>DD_INT</sub> (V)								
(°C) رT	0.975 V	1.0 V	1.025 V	1.05 V	1.075 V	1.10 V	1.125 V	1.15 V	1.175 V
-45	68	77	86	96	107	118	131	144	159
-35	74	83	92	103	114	126	140	154	170
-25	82	92	101	113	125	138	153	168	185
-15	94	104	115	127	140	155	171	187	205
-5	109	121	133	147	161	177	194	212	233
+5	129	142	156	171	188	206	225	245	268
+15	152	168	183	201	219	240	261	285	309
+25	182	199	216	237	257	280	305	331	360
+35	217	237	256	279	303	329	358	388	420
+45	259	282	305	331	359	389	421	455	492
+55	309	334	361	391	423	458	495	533	576
+65	369	398	429	464	500	539	582	626	675
+75	437	471	506	547	588	633	682	731	789
+85	519	559	599	645	693	746	802	860	926
+95	615	662	707	761	816	877	942	1007	1083
+105	727	779	833	897	958	1026	1103	1179	1266
+115	853	914	975	1047	1119	1198	1285	1372	1473
+125	997	1067	1138	1219	1305	1397	1498	1601	1716

### Table 14. Static Current—I<sub>DD\_INT\_STATIC</sub> (mA)<sup>1</sup>

<sup>1</sup>Valid temperature and voltage ranges are model-specific. See Operating Conditions on Page 18.

Note the definitions of the clock periods that are a function of CLKIN and the appropriate ratio control shown in Table 18. All of the timing specifications for the ADSP-2148x peripherals are defined in relation to  $t_{PCLK}$ . See the peripheral specific section for each peripheral's timing information.

### Table 18. Clock Periods

Timing	
Requirements	Description
t <sub>CK</sub>	CLKIN Clock Period
t <sub>CCLK</sub>	Processor Core Clock Period
t <sub>PCLK</sub>	Peripheral Clock Period = $2 \times t_{CCLK}$
t <sub>SDCLK</sub>	SDRAM Clock Period = $(t_{CCLK}) \times SDCKR$

Figure 4 shows core to CLKIN relationships with external oscillator or crystal. The shaded divider/multiplier blocks denote where clock ratios can be set through hardware or software using the power management control register (PMCTL). For more information, see the hardware reference.

Table 19. Power Up Sequencing Timing Requirements (Processor Startup)

### **Power-Up Sequencing**

The timing requirements for processor startup are given in Table 19. While no specific power-up sequencing is required between  $V_{DD\_EXT}$  and  $V_{DD\_INT}$ , there are some considerations that system designs should take into account.

- No power supply should be powered up for an extended period of time (> 200 ms) before another supply starts to ramp up.
- If the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , any pin, such as RESETOUT and RESET, may actually drive momentarily until the  $V_{DD\_INT}$  rail has powered up. Systems sharing these signals on the board must determine if there are any issues that need to be addressed based on this behavior.

Note that during power-up, when the  $V_{DD\_INT}$  power supply comes up after  $V_{DD\_EXT}$ , a leakage current of the order of threestate leakage current pull-up, pull-down may be observed on any pin, even if that is an input only (for example the RESET pin) until the  $V_{DD\_INT}$  rail has powered up.

Parameter		Min	Max	Unit
Timing Requirem	nents			
t <sub>RSTVDD</sub>	RESET Low Before V <sub>DD_EXT</sub> or V <sub>DD_INT</sub> On	0		ms
t <sub>IVDDEVDD</sub>	V <sub>DD_INT</sub> On Before V <sub>DD_EXT</sub>	-200	+200	ms
t <sub>CLKVDD</sub> <sup>1</sup>	CLKIN Valid After $V_{\text{DD\_INT}}$ and $V_{\text{DD\_EXT}}$ Valid	0	200	ms
t <sub>CLKRST</sub>	CLKIN Valid Before RESET Deasserted	10 <sup>2</sup>		μs
t <sub>PLLRST</sub>	PLL Control Setup Before RESET Deasserted	20 <sup>3</sup>		μs
Switching Chara	cteristic			
t <sub>CORERST</sub> 4, 5	Core Reset Deasserted After RESET Deasserted	$4096 \times t_{CK} + 2 \times t_{CK}$	t <sub>CCLK</sub>	

<sup>1</sup>Valid V<sub>DD\_INT</sub> and V<sub>DD\_EXT</sub> assumes that the supplies are fully ramped to their nominal values (it does not matter which supply comes up first). Voltage ramp rates can vary from microseconds to hundreds of milliseconds depending on the design of the power supply subsystem.

<sup>2</sup> Assumes a stable CLKIN signal, after meeting worst-case startup timing of crystal oscillators. Refer to your crystal oscillator manufacturer's data sheet for startup time. Assume a 25 ms maximum oscillator startup time if using the XTAL pin and internal oscillator circuit in conjunction with an external crystal.

<sup>3</sup>Based on CLKIN cycles.

<sup>4</sup> Applies after the power-up sequence is complete. Subsequent resets require a minimum of four CLKIN cycles for RESET to be held low in order to properly initialize and propagate default states at all I/O pins.

<sup>5</sup>The 4096 cycle count depends on t<sub>SRST</sub> specification in Table 21. If setup time is not met, one additional CLKIN cycle may be added to the core reset time, resulting in 4097 cycles maximum.

### Precision Clock Generator (Direct Pin Routing)

This timing is only valid when the SRU is configured such that the precision clock generator (PCG) takes its inputs directly from the DAI pins (via pin buffers) and sends its outputs directly to the DAI pins. For the other cases, where the PCG's inputs and outputs are not directly routed to/from DAI pins (via pin buffers), there is no timing data available. All timing parameters and switching characteristics apply to external DAI pins (DAI\_P01 – DAI\_P20).

### Table 29. Precision Clock Generator (Direct Pin Routing)

Parameter		Min	Max	Unit		
Timing Requ	irements					
t <sub>PCGIW</sub>	Input Clock Period	$t_{PCLK} \times 4$		ns		
t <sub>STRIG</sub>	PCG Trigger Setup Before Falling Edge of PCG Input Clock	4.5		ns		
t <sub>HTRIG</sub>	PCG Trigger Hold After Falling Edge of PCG Input Clock	3		ns		
Switching Ch	paracteristics					
t <sub>DPCGIO</sub>	PCG Output Clock and Frame Sync Active Edge Delay After PCG Input Clock	2.5	10	ns		
t <sub>DTRIGCLK</sub>	PCG Output Clock Delay After PCG Trigger	$2.5 + (2.5 \times t_{PCGIP})$	$10 + (2.5 \times t_{PCGIP})$	ns		
t <sub>DTRIGFS</sub>	PCG Frame Sync Delay After PCG Trigger	$2.5 + ((2.5 + D - PH) \times t_{PCGIP})$	$10 + ((2.5 + D - PH) \times t_{PCGIP})$	ns		
t <sub>PCGOW</sub> <sup>1</sup>	Output Clock Period	$2 \times t_{PCGIP} - 1$		ns		
D = FSxDIV, PH = FSxPHASE. For more information, see the "Precision Clock Generators" chapter in the hardware reference.						

<sup>1</sup>Normal mode of operation.



Figure 16. Precision Clock Generator (Direct Pin Routing)

## Flags

The timing specifications provided below apply to the DPI\_P14-1, ADDR7-0, ADDR23-8, DATA7-0, and FLAG3-0 pins when configured as FLAGS. See Table 11 on Page 14 for more information on flag use.

### Table 30. Flags

Parameter		Min	Max	Unit
Timing Requirement				
t <sub>FIPW</sub> 1	FLAGs IN Pulse Width	$2 \times t_{PCLK} + 3$		ns
Switching Characteristic				
t <sub>FOPW</sub> <sup>1</sup>	FLAGs OUT Pulse Width	$2 \times t_{PCLK} - 3$		ns

<sup>1</sup>This is applicable when the Flags are connected to DPI\_P14-1, ADDR7-0, ADDR23-8, DATA7-0 and FLAG3-0 pins.



Figure 17. Flags

### Serial Ports

In slave transmitter mode and master receiver mode, the maximum serial port frequency is  $f_{PCLK}/8$ . In master transmitter mode and slave receiver mode, the maximum serial port clock frequency is  $f_{PCLK}/4$ . To determine whether communication is possible between two devices at clock speed n, the following

specifications must be confirmed: 1) frame sync delay and frame sync setup and hold; 2) data delay and data setup and hold; and 3) SCLK width.

Serial port signals (SCLK, frame sync, Data Channel A, Data Channel B) are routed to the DAI\_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20-1 pins.

Parameter		Min	Max	Unit
Timing Requi	rements			
t <sub>SFSE</sub> <sup>1</sup>	Frame Sync Setup Before SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	2.5		ns
t <sub>HFSE</sub> 1	Frame Sync Hold After SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	2.5		ns
t <sub>SDRE</sub> <sup>1</sup>	Receive Data Setup Before Receive SCLK	1.9		ns
t <sub>HDRE</sub> 1	Receive Data Hold After SCLK	2.5		ns
t <sub>SCLKW</sub>	SCLK Width	(t <sub>PCLK</sub> × 4) ÷ 2 – 1.5		ns
t <sub>SCLK</sub>	SCLK Period	$t_{PCLK} \times 4$		ns
Switching Ch	aracteristics			
t <sub>DFSE</sub> <sup>2</sup>	Frame Sync Delay After SCLK (Internally Generated Frame Sync in either Transmit or Receive Mode)		10.25	ns
t <sub>HOFSE</sub> <sup>2</sup>	Frame Sync Hold After SCLK (Internally Generated Frame Sync in either Transmit or Receive Mode)	2		ns
t <sub>DDTE</sub> <sup>2</sup>	Transmit Data Delay After Transmit SCLK		9	ns
t <sub>HDTE</sub> <sup>2</sup>	Transmit Data Hold After Transmit SCLK	2		ns

### Table 34. Serial Ports—External Clock

<sup>1</sup>Referenced to sample edge.

<sup>2</sup>Referenced to drive edge.

### Table 35. Serial Ports—Internal Clock

Parameter			Max	Unit
Timing Rea	quirements			
t <sub>SFSI</sub> 1	Frame Sync Setup Before SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	7		ns
t <sub>HFSI</sub> 1	Frame Sync Hold After SCLK (Externally Generated Frame Sync in either Transmit or Receive Mode)	2.5		ns
t <sub>SDRI</sub> 1	Receive Data Setup Before SCLK	7		ns
t <sub>HDRI</sub> 1	Receive Data Hold After SCLK	2.5		ns
Switching	Characteristics			
t <sub>DFSI</sub> <sup>2</sup>	Frame Sync Delay After SCLK (Internally Generated Frame Sync in Transmit Mode)		4	ns
t <sub>HOFSI</sub> 2	Frame Sync Hold After SCLK (Internally Generated Frame Sync in Transmit Mode)	-1		ns
t <sub>DFSIR</sub> <sup>2</sup>	Frame Sync Delay After SCLK (Internally Generated Frame Sync in Receive Mode)		9.75	ns
t <sub>HOFSIR</sub> <sup>2</sup>	Frame Sync Hold After SCLK (Internally Generated Frame Sync in Receive Mode)	-1		ns
t <sub>DDTI</sub> <sup>2</sup>	Transmit Data Delay After SCLK		3.25	ns
t <sub>HDTI</sub> <sup>2</sup>	Transmit Data Hold After SCLK	-2		ns
t <sub>SCKLIW</sub>	Transmit or Receive SCLK Width	$2 \times t_{PCLK} - 1.5$	$2 \times t_{PCLK} + 1.5$	ns

<sup>1</sup>Referenced to the sample edge.

<sup>2</sup>Referenced to drive edge.

### Input Data Port (IDP)

The timing requirements for the IDP are given in Table 39. IDP signals are routed to the DAI\_P20-1 pins using the SRU. Therefore, the timing specifications provided below are valid at the DAI\_P20-1 pins.

### Table 39. Input Data Port (IDP)

Parameter		Min	Мах	Unit
Timing Requirements				
t <sub>SISFS</sub> 1	Frame Sync Setup Before Serial Clock Rising Edge	3.8		ns
t <sub>SIHFS</sub> <sup>1</sup>	Frame Sync Hold After Serial Clock Rising Edge	2.5		ns
t <sub>SISD</sub> <sup>1</sup>	Data Setup Before Serial Clock Rising Edge	2.5		ns
t <sub>SIHD</sub> 1	Data Hold After Serial Clock Rising Edge	2.5		ns
t <sub>IDPCLKW</sub>	Clock Width	$(t_{PCLK} \times 4) \div 2 - 1$		ns
t <sub>IDPCLK</sub>	Clock Period	$t_{PCLK} \times 4$		ns

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 25. IDP Master Timing

### Parallel Data Acquisition Port (PDAP)

The timing requirements for the PDAP are provided in Table 40. PDAP is the parallel mode operation of Channel 0 of the IDP. For details on the operation of the PDAP, see the PDAP chapter of the hardware reference. Note that the 20 bits of external PDAP data can be provided through the ADDR23–4 pins or over the DAI pins.

#### Table 40. Parallel Data Acquisition Port (PDAP)

Parameter		Min	Max	Unit
Timing Requireme	nts			
t <sub>SPHOLD</sub> <sup>1</sup>	PDAP_HOLD Setup Before PDAP_CLK Sample Edge	2.5		ns
t <sub>HPHOLD</sub> 1	PDAP_HOLD Hold After PDAP_CLK Sample Edge	2.5		ns
t <sub>PDSD</sub> <sup>1</sup>	PDAP_DAT Setup Before PDAP_CLK Sample Edge	3.85		ns
t <sub>PDHD</sub> <sup>1</sup>	PDAP_DAT Hold After PDAP_CLK Sample Edge	2.5		ns
t <sub>PDCLKW</sub>	Clock Width	$(t_{PCLK} \times 4) \div 2 - 3$		ns
t <sub>PDCLK</sub>	Clock Period	$t_{PCLK} \times 4$		ns
Switching Charact	eristics			
t <sub>PDHLDD</sub>	Delay of PDAP Strobe After Last PDAP_CLK Capture Edge for a Word	$2 \times t_{PCLK} + 3$		ns
t <sub>PDSTRB</sub>	PDAP Strobe Pulse Width	$2 \times t_{PCLK} - 1.5$		ns

<sup>1</sup> Source pins of PDAP\_DATA are ADDR23-4 or DAI pins. Source pins for PDAP\_CLK and PDAP\_HOLD are 1) DAI pins; 2) CLKIN through PCG; 3) DAI pins through PCG; or 4) ADDR3-2 pins.



Figure 26. PDAP Timing

### Sample Rate Converter—Serial Input Port

The ASRC input signals are routed from the DAI\_P20-1 pins using the SRU. Therefore, the timing specifications provided in Table 41 are valid at the DAI\_P20-1 pins.

### Table 41. ASRC, Serial Input Port

Parameter		Min	Мах	Unit
Timing Requirements				
t <sub>SRCSFS</sub> <sup>1</sup>	Frame Sync Setup Before Serial Clock Rising Edge	4		ns
t <sub>SRCHFS</sub> <sup>1</sup>	Frame Sync Hold After Serial Clock Rising Edge	5.5		ns
t <sub>SRCSD</sub> <sup>1</sup>	Data Setup Before Serial Clock Rising Edge	4		ns
t <sub>SRCHD</sub> 1	Data Hold After Serial Clock Rising Edge	5.5		ns
t <sub>SRCCLKW</sub>	Clock Width	$(t_{PCLK} \times 4) \div 2$	2 – 1	ns
t <sub>SRCCLK</sub>	Clock Period	$t_{PCLK} \times 4$		ns

<sup>1</sup> The serial clock, data, and frame sync signals can come from any of the DAI pins. The serial clock and frame sync signals can also come via PCG or SPORTs. PCG's input can be either CLKIN or any of the DAI pins.



Figure 27. ASRC Serial Input Port Timing

### **S/PDIF** Receiver

The following section describes timing as it relates to the S/PDIF receiver.

#### Internal Digital PLL Mode

In the internal digital phase-locked loop mode the internal PLL (digital PLL) generates the  $512 \times FS$  clock.

#### Table 49. S/PDIF Receiver Internal Digital PLL Mode Timing

Parameter		Min	Мах	Unit
Switching Characteristics				
t <sub>DFSI</sub>	Frame Sync Delay After Serial Clock		5	ns
t <sub>HOFSI</sub>	Frame Sync Hold After Serial Clock	-2		ns
t <sub>DDTI</sub>	Transmit Data Delay After Serial Clock		5	ns
t <sub>HDTI</sub>	Transmit Data Hold After Serial Clock	-2		ns
t <sub>SCLKIW</sub> <sup>1</sup>	Transmit Serial Clock Width	$8 \times t_{PCLK} - 2$	2	ns

<sup>1</sup>SCLK frequency is  $64 \times FS$  where FS = the frequency of frame sync.



Figure 34. S/PDIF Receiver Internal Digital PLL Mode Timing



Figure 37. MLB Timing (3-Pin Interface)

Table 53. MLB Interface, 5-Pin Specifications

Parameter		Min	Тур	Max	Unit
5-Pin Chard	acteristics				
t <sub>MLBCLK</sub>	MLB Clock Period				
	512 FS		40		ns
	256 FS		81		ns
t <sub>MCKL</sub>	MLBCLK Low Time				
	512 FS	15			ns
	256 FS	30			ns
t <sub>MCKH</sub>	MLBCLK High Time				
	512 FS	15			ns
	256 FS	30			ns
t <sub>MCKR</sub>	MLBCLK Rise Time ( $V_{IL}$ to $V_{IH}$ )			6	ns
t <sub>MCKF</sub>	MLBCLK Fall Time ( $V_{H}$ to $V_{IL}$ )			6	ns
t <sub>MPWV</sub> 1	MLBCLK Pulse Width Variation			2	nspp
t <sub>DSMCF</sub> <sup>2</sup>	DAT/SIG Input Setup Time	3			ns
t <sub>DHMCF</sub>	DAT/SIG Input Hold Time	5			ns
t <sub>MCDRV</sub>	DS/DO Output Data Delay From MLBCLK Rising Edge			8	ns
t <sub>MCRDL</sub> <sup>3</sup>	DO/SO Low From MLBCLK High				
	512 FS			10	ns
	256 FS			20	ns
C <sub>MLB</sub>	DS/DO Pin Load			40	pf

<sup>1</sup>Pulse width variation is measured at 1.25 V by triggering on one edge of MLBCLK and measuring the spread on the other edge, measured in ns peak-to-peak (pp). <sup>2</sup>Gate Delays due to OR'ing logic on the pins must be accounted for.

<sup>3</sup>When a node is not driving valid data onto the bus, the MLBSO and MLBDO output lines shall remain low. If the output lines can float at anytime, including while in reset, external pull-down resistors are required to keep the outputs from corrupting the MediaLB signal lines when not being driven.



Figure 45. Typical Output Rise/Fall Time (20% to 80%, V<sub>DD EXT</sub> = Min)



Figure 46. Typical Output Rise/Fall Delay  $(V_{DD\_EXT} = Max)$ 



Figure 47. Typical Output Rise/Fall Delay  $(V_{DD\_EXT} = Min)$ 

## THERMAL CHARACTERISTICS

The ADSP-2148x processor is rated for performance over the temperature range specified in Operating Conditions on Page 18.

Table 57 airflow measurements comply with JEDEC standards JESD51-2 and JESD51-6, and the junction-to-board measurement complies with JEDEC standards JESD51-8. Test board design complies with JEDEC standards JESD51-7 (LQFP\_EP). The junction-to-case measurement complies with MIL- STD-883. All measurements use a 2S2P JEDEC test board.

To determine the junction temperature of the device while on the application PCB, use:

$$T_J = T_{CASE} + (\Psi_{JT} \times P_D)$$

where:

T<sub>I</sub> = junction temperature °C

 $T_{CASE}$  = case temperature (°C) measured at the top center of the package

 $\Psi_{JT}$  = junction-to-top (of package) characterization parameter is the Typical value from Table 57.

P<sub>D</sub> = power dissipation

Values of  $\theta_{JA}$  are provided for package comparison and PCB design considerations.  $\theta_{JA}$  can be used for a first order approximation of  $T_J$  by the equation:

$$T_J = T_A + (\theta_{JA} \times P_D)$$

where:

 $T_A$  = ambient temperature °C

Values of  $\theta_{JC}$  are provided for package comparison and PCB design considerations when an external heatsink is required.

# 176-LEAD LQFP\_EP LEAD ASSIGNMENT

Lead Name	Lead No.						
NC	1	V <sub>DD_EXT</sub>	45	DAI_P10	89	V <sub>DD_INT</sub>	133
MS0	2	DPI_P08	46	V <sub>DD_INT</sub>	90	FLAG0	134
NC	3	DPI_P07	47	V <sub>DD_EXT</sub>	91	FLAG1	135
V <sub>DD_INT</sub>	4	V <sub>DD_INT</sub>	48	DAI_P20	92	FLAG2	136
CLK_CFG1	5	DPI_P09	49	V <sub>DD_INT</sub>	93	GND	137
ADDR0	6	DPI_P10	50	DAI_P08	94	FLAG3	138
BOOT_CFG0	7	DPI_P11	51	DAI_P14	95	GND	139
V <sub>DD_EXT</sub>	8	DPI_P12	52	DAI_P04	96	GND	140
ADDR1	9	DPI_P13	53	DAI_P18	97	V <sub>DD_EXT</sub>	141
ADDR2	10	DPI_P14	54	DAI_P17	98	GND	142
ADDR3	11	DAI_P03	55	DAI_P16	99	V <sub>DD_INT</sub>	143
ADDR4	12	NC	56	DAI_P12	100	TRST	144
ADDR5	13	V <sub>DD_EXT</sub>	57	DAI_P15	101	GND	145
BOOT_CFG1	14	NC	58	V <sub>DD INT</sub>	102	EMU	146
GND	15	NC	59	DAI_P11	103	DATA0	147
ADDR6	16	NC	60	V <sub>DD EXT</sub>	104	DATA1	148
ADDR7	17	NC	61	V <sub>DD INT</sub>	105	DATA2	149
NC	18	V <sub>DD INT</sub>	62	BOOT_CFG2	106	DATA3	150
NC	19	NC	63	V <sub>DD INT</sub>	107	TDO	151
ADDR8	20	NC	64	AMI_ACK	108	DATA4	152
ADDR9	21	V <sub>DD INT</sub>	65	GND	109	V <sub>DD EXT</sub>	153
CLK_CFG0	22	NC	66	THD_M	110	DATA5	154
V <sub>DD INT</sub>	23	NC	67	THD_P	111	DATA6	155
CLKIN	24	V <sub>DD INT</sub>	68	V <sub>DD THD</sub>	112	V <sub>DD INT</sub>	156
XTAL	25	NC	69	V <sub>DD INT</sub>	113	DATA7	157
ADDR10	26	WDTRSTO	70	V <sub>DD INT</sub>	114	TDI	158
NC	27	NC	71	MS1	115	NC	159*
V <sub>DD EXT</sub>	28	V <sub>DD EXT</sub>	72	V <sub>DD INT</sub>	116	V <sub>DD EXT</sub>	160
V <sub>DD</sub> INT	29	DAI_P07	73	WDT_CLKO	117	DATA8	161
ADDR11	30	DAI_P13	74	WDT_CLKIN	118	DATA9	162
ADDR12	31	_ DAI_P19	75	V <sub>DD EXT</sub>	119	DATA10	163
ADDR17	32	DAI P01	76	ADDR23	120	ТСК	164
ADDR13	33	DAI P02	77	ADDR22	121	DATA11	165
V <sub>DD INT</sub>	34	VDD INT	78	ADDR21	122	DATA12	166
ADDR18	35	NC	79	VDD INT	123	DATA14	167
RESETOUT/RUNRSTIN	36	NC	80	ADDR20	124	DATA13	168
	37	NC	81	ADDR19	125	VDU INT	169
DPI P01	38	NC	82		126	DATA15	170
DPI P02	39	NC	83	ADDR16	127	NC	171
DPI P03	40		84	ADDR15	128	NC	172
VIII UNT	41		85		129	RESET	173
DPL P05	42	DAL P06	86	ADDR14	130	TMS	174
DPI P04	43	DAI P05	87	AML WR	131	NC	175
DPL P06	44	DAL P09	88	AMI RD	132		176
- <u>-</u>	-	- ·· <u>-</u> ···		=		GND	177**

Table 60. ADSP-21486 176-Lead LQFP\_EP Lead Assignment (Numerical by Lead Number)

\*No external connection should be made to this pin. Use as NC only.

\*\* Lead no. 177 (exposed pad) is the GND supply (see Figure 50 and Figure 51) for the processor; this pad must be **robustly** connected to GND.

# **AUTOMOTIVE PRODUCTS**

The following models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models and designers should review the product Specifications on Page 18 section of this data sheet carefully. Only the automotive grade products shown in Table 63 are available for use in automotive applications. Contact your local ADI account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

## Table 63. Automotive Products

	Notes			Processor Instruction		
Model <sup>1, 2, 3, 4</sup>		Temperature Range <sup>5</sup>	RAM	Rate (Max)	Package Description	Package Option
AD21486WBSWZ4Axx	6	-40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
AD21487WBSWZ4Axx	6	-40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
AD21487WBSWZ4Bxx	6	–40°C to +85°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
AD21488WBSWZ1Axx		-40°C to +85°C	3 Mbit	266 MHz	100-Lead LQFP_EP	SW-100-2
AD21488WBSWZ2Axx		–40°C to +85°C	3 Mbit	300 MHz	100-Lead LQFP_EP	SW-100-2
AD21488WBSWZ1Bxx		–40°C to +85°C	2 Mbit	266 MHz	176-Lead LQFP_EP	SW-176-2
AD21488WBSWZ2Bxx		–40°C to +85°C	3 Mbit	266 MHz	176-Lead LQFP_EP	SW-176-2
AD21488WBSWZ4Bxx		–40°C to +85°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
AD21489WBSWZ4xx		-40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
AD21489WBSWZ4xxRL		–40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
AD21489WBSWZ4Bxx		–40°C to +85°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2

<sup>1</sup>Z =RoHS Compliant Part.

 $^{2}W$  = automotive applications.

<sup>3</sup>xx denotes the current die revision.

 ${}^{4}$ RL = Tape and Reel.

<sup>5</sup>Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 18 for junction temperature (T<sub>j</sub>) specification which is the only temperature specification.

<sup>6</sup>This product contains IP from Dolby, DTS and DTLA. Proper software licenses required. Contact Analog Devices, Inc. for information.

# **ORDERING GUIDE**

Model <sup>1</sup>	Notes	Temperature Range <sup>2</sup>	RAM	Processor Instruction Rate (Max)	Package Description	Package Option
ADSP-21483KSWZ-2B	3	0°C to +70°C	3 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21483KSWZ-3B	3	0°C to +70°C	3 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21483KSWZ-3AB	3	0°C to +70°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21483KSWZ-4B	3	0°C to +70°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-2A	3	0°C to +70°C	5 Mbit	300 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-2B	3	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-2AB	3	0°C to +70°C	5 Mbit	300 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-2BB	3	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-3A	3	0°C to +70°C	5 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-3B	3	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-3AB	3	0°C to +70°C	5 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-3BB	3	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21486KSWZ-4A	3	0°C to +70°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21486KSWZ-4AB	3	0°C to +70°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2

		Temperature		<b>Processor Instruction</b>		Package
Model <sup>1</sup>	Notes	Range <sup>2</sup>	RAM	Rate (Max)	Package Description	Option
ADSP-21487KSWZ-2B	3	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-2BB	3	0°C to +70°C	5 Mbit	300 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-3B	3	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-3BB	3	0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-4B	3	0°C to +70°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-4BB	3	0°C to +70°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-5B	3, 4	0°C to +70°C	5 Mbit	450 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21487KSWZ-5BB	3, 4	0°C to +70°C	5 Mbit	450 MHz	176-Lead LQFP_EP	SW-176-2
ADSP21487KSWZ5BBRL	5	0°C to +70°C	5 Mbit	450 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488BSWZ-3A		-40°C to +85°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-3A		0°C to +70°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-3A1	6	0°C to +70°C	3 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-3B		0°C to +70°C	3 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488BSWZ-3B		-40°C to +85°C	3 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488KSWZ-4A		0°C to +70°C	3 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488BSWZ-4A		-40°C to +85°C	3 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21488KSWZ-4B		0°C to +70°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488BSWZ-4B		-40°C to +85°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21488KSWZ-4B1	6	0°C to +70°C	3 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489KSWZ-3A		0°C to +70°C	5 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489BSWZ-3A		-40°C to +85°C	5 Mbit	350 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489KSWZ-3B		0°C to +70°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489BSWZ-3B		-40°C to +85°C	5 Mbit	350 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489KSWZ-4A		0°C to +70°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489BSWZ-4A		-40°C to +85°C	5 Mbit	400 MHz	100-Lead LQFP_EP	SW-100-2
ADSP-21489KSWZ-4B		0°C to +70°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489BSWZ-4B		-40°C to +85°C	5 Mbit	400 MHz	176-Lead LQFP_EP	SW-176-2
ADSP-21489KSWZ-5B	4	0°C to +70°C	5 Mbit	450 MHz	176-Lead LQFP_EP	SW-176-2

 $^{1}$ Z = RoHS compliant part.

<sup>2</sup> Referenced temperature is ambient temperature. The ambient temperature is not a specification. Please see Operating Conditions on Page 18 for junction temperature (T<sub>j</sub>) specification, which is the only temperature specification.

<sup>3</sup> The ADSP-21483, ADSP-21486, and ADSP-21487 models are available with factory programmed ROM including the latest multichannel audio decoding and post-processing algorithms from Dolby Labs and DTS. ROM contents may vary depending on chip version and silicon revision. Please visit www.analog.com for complete information.
<sup>4</sup> See Engineer-to-Engineer Note Static Voltage Scaling for ADSP-2148x SHARC Processors (EE-357) for operating ADSP-2148x processors at 450 MHz.

 ${}^{5}$ RL = Tape and Reel.

<sup>6</sup>This product contains a –140 dB sample rate converter.