



Welcome to [E-XFL.COM](#)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                               |
|----------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                      |
| Core Processor             | ARM® Cortex® -M4                                                                                                                                              |
| Core Size                  | 32-Bit Single-Core                                                                                                                                            |
| Speed                      | 120MHz                                                                                                                                                        |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                             |
| Peripherals                | DMA, PWM, WDT                                                                                                                                                 |
| Number of I/O              | 70                                                                                                                                                            |
| Program Memory Size        | 512KB (512K x 8)                                                                                                                                              |
| Program Memory Type        | FLASH                                                                                                                                                         |
| EEPROM Size                | -                                                                                                                                                             |
| RAM Size                   | 96K x 8                                                                                                                                                       |
| Voltage - Supply (Vcc/Vdd) | 1.71V ~ 3.6V                                                                                                                                                  |
| Data Converters            | A/D 2x16b; D/A 1x12b                                                                                                                                          |
| Oscillator Type            | Internal                                                                                                                                                      |
| Operating Temperature      | -40°C ~ 105°C (TA)                                                                                                                                            |
| Mounting Type              | Surface Mount                                                                                                                                                 |
| Package / Case             | 100-LQFP                                                                                                                                                      |
| Supplier Device Package    | 100-LQFP (14x14)                                                                                                                                              |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv31f512vll12p">https://www.e-xfl.com/product-detail/nxp-semiconductors/mkv31f512vll12p</a> |

**Table 5. Power consumption operating behaviors (continued)**

| Symbol               | Description                                                                                         | Min. | Typ.  | Max.  | Unit | Notes    |
|----------------------|-----------------------------------------------------------------------------------------------------|------|-------|-------|------|----------|
|                      | @ 1.8V                                                                                              | —    | 35.5  | 36.83 | mA   | 5        |
|                      | @ 3.0V                                                                                              | —    | 35.6  | 36.93 | mA   |          |
| I <sub>DD_RUN</sub>  | Run mode current in Compute operation — CoreMark benchmark code executing from flash                |      |       |       |      |          |
|                      | @ 1.8V                                                                                              | —    | 17.5  | 18.83 | mA   | 3, 4, 6  |
|                      | @ 3.0V                                                                                              | —    | 17.5  | 18.83 | mA   |          |
| I <sub>DD_RUN</sub>  | Run mode current in Compute operation — code executing from flash                                   |      |       |       |      |          |
|                      | @ 1.8V                                                                                              | —    | 15.10 | 17.10 | mA   | 6        |
|                      | @ 3.0V                                                                                              | —    | 15.10 | 17.33 | mA   |          |
| I <sub>DD_RUN</sub>  | Run mode current — all peripheral clocks disabled, code executing from flash                        |      |       |       |      |          |
|                      | @ 1.8V                                                                                              | —    | 16.6  | 17.93 | mA   | 7        |
|                      | @ 3.0V                                                                                              | —    | 16.8  | 18.13 | mA   |          |
| I <sub>DD_RUN</sub>  | Run mode current — all peripheral clocks enabled, code executing from flash                         |      |       |       |      |          |
|                      | @ 1.8V                                                                                              | —    | 22.8  | 24.13 | mA   | 8        |
|                      | @ 3.0V                                                                                              |      |       |       |      |          |
|                      | • @ 25°C                                                                                            | —    | 22.9  | 24.23 | mA   |          |
|                      | • @ 70°C                                                                                            | —    | 23.1  | 24.43 | mA   |          |
|                      | • @ 85°C                                                                                            | —    | 23.5  | 24.83 | mA   |          |
|                      | • @ 105°C                                                                                           | —    | 23.8  | 25.13 | mA   |          |
| I <sub>DD_RUN</sub>  | Run mode current — Compute operation, code executing from flash                                     |      |       |       |      |          |
|                      | @ 1.8V                                                                                              | —    | 15.1  | 16.43 | mA   | 9        |
|                      | @ 3.0V                                                                                              |      |       |       |      |          |
|                      | • @ 25°C                                                                                            | —    | 15.1  | 16.43 | mA   |          |
|                      | • @ 70°C                                                                                            | —    | 15.4  | 16.73 | mA   |          |
|                      | • @ 85°C                                                                                            | —    | 15.6  | 16.93 | mA   |          |
|                      | • @ 105°C                                                                                           | —    | 16.0  | 17.33 | mA   |          |
| I <sub>DD_WAIT</sub> | Wait mode high frequency current at 3.0 V — all peripheral clocks disabled                          | —    | 9.3   | 10.63 | mA   | 7        |
| I <sub>DD_WAIT</sub> | Wait mode reduced frequency current at 3.0 V — all peripheral clocks disabled                       | —    | 5.4   | 6.73  | mA   | 10       |
| I <sub>DD_VLPR</sub> | Very-low-power run mode current in Compute operation — CoreMark benchmark code executing from flash |      |       |       |      |          |
|                      | @ 1.8V                                                                                              | —    | 0.88  | 1.02  | mA   | 3, 4, 11 |
|                      | @ 3.0V                                                                                              | —    | 0.89  | 1.03  | mA   |          |

Table continues on the next page...

**Table 5. Power consumption operating behaviors (continued)**


| Symbol                | Description                                                                       | Min. | Typ. | Max.  | Unit | Notes |
|-----------------------|-----------------------------------------------------------------------------------|------|------|-------|------|-------|
| I <sub>DD_VLLS1</sub> | Very low-leakage stop mode 1 current at 3.0 V<br>@ -40°C to 25°C                  | —    | 0.73 | 1.42  | μA   |       |
|                       | @ 70°C                                                                            | —    | 1.8  | 3.90  | μA   |       |
|                       | @ 85°C                                                                            | —    | 3.0  | 5.25  | μA   |       |
|                       | @ 105°C                                                                           | —    | 5.9  | 10.80 | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V<br>with POR detect circuit enabled  |      |      |       |      |       |
|                       | @ -40°C to 25°C                                                                   | —    | 0.43 | 0.55  | μA   |       |
|                       | @ 70°C                                                                            | —    | 1.4  | 2.45  | μA   |       |
|                       | @ 85°C                                                                            | —    | 2.6  | 4.00  | μA   |       |
| I <sub>DD_VLLS0</sub> | Very low-leakage stop mode 0 current at 3.0 V<br>with POR detect circuit disabled |      |      |       |      |       |
|                       | @ -40°C to 25°C                                                                   | —    | 0.14 | 0.24  | μA   |       |
|                       | @ 70°C                                                                            | —    | 1.1  | 2.15  | μA   |       |
|                       | @ 85°C                                                                            | —    | 2.3  | 3.85  | μA   |       |
| I <sub>DD_VLLS0</sub> | @ 105°C                                                                           | —    | 5.1  | 9.00  | μA   |       |

1. The analog supply current is the sum of the active or disabled current for each of the analog modules on the device. See each module's specification for its supply current.
2. 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks disabled.
3. Cache on and prefetch on, low compiler optimization.
4. Coremark benchmark compiled using IAR 7.2 with optimization level low.
5. 120MHz core and system clock, 60MHz bus clock, 24MHz FlexBus clock, and 24MHz flash clock. MCG configured for PEE mode. All peripheral clocks enabled.
6. 80 MHz core and system clock, 40 MHz bus clock, and 26.67 MHz flash clock. MCG configured for PEE mode. Compute operation.
7. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks disabled.
8. 80MHz core and system clock, 40MHz bus clock, 20MHz FlexBus clock, and 26.67MHz flash clock. MCG configured for FEI mode. All peripheral clocks enabled.
9. 80MHz core and system clock, 40MHz bus clock, and 26.67MHz flash clock. MCG configured for FEI mode. Compute operation.
10. 25MHz core and system clock, 25MHz bus clock, and 25MHz FlexBus and flash clock. MCG configured for FEI mode.
11. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. Compute operation. Code executing from flash.
12. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled. Code executing from flash.
13. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks enabled but peripherals are not in active operation. Code executing from flash.
14. 4 MHz core, system, FlexBus, and bus clock and 1MHz flash clock. MCG configured for BLPE mode. All peripheral clocks disabled.

### 2.2.5.1 Diagram: Typical IDD\_RUN operating behavior

The following data was measured under these conditions:

- MCG in FBE mode for 50 MHz and lower frequencies. MCG in FEE mode at frequencies between 50 MHz and 100MHz. MCG in PEE mode at frequencies greater than 100 MHz.
- No GPIOs toggled
- Code execution from flash with cache enabled
- For the ALLOFF curve, all peripheral clocks are disabled except FTFA



**Figure 3. Run mode supply current vs. core frequency**

### 3 Peripheral operating requirements and behaviors

#### 3.1 Core modules

##### 3.1.1 SWD electricals

Table 12. SWD full voltage range electricals

| Symbol | Description                                                                                        | Min. | Max. | Unit |
|--------|----------------------------------------------------------------------------------------------------|------|------|------|
|        | Operating voltage                                                                                  | 1.71 | 3.6  | V    |
| S1     | SWD_CLK frequency of operation <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul> | 0    | 33   | MHz  |
| S2     | SWD_CLK cycle period                                                                               | 1/S1 | —    | ns   |
| S3     | SWD_CLK clock pulse width <ul style="list-style-type: none"> <li>Serial wire debug</li> </ul>      | 15   | —    | ns   |
| S4     | SWD_CLK rise and fall times                                                                        | —    | 3    | ns   |
| S9     | SWD_DIO input data setup time to SWD_CLK rise                                                      | 8    | —    | ns   |
| S10    | SWD_DIO input data hold time after SWD_CLK rise                                                    | 1.4  | —    | ns   |
| S11    | SWD_CLK high to SWD_DIO data valid                                                                 | —    | 25   | ns   |
| S12    | SWD_CLK high to SWD_DIO high-Z                                                                     | 5    | —    | ns   |




Figure 5. Serial wire clock input timing

**Table 15. MCG specifications (continued)**

| Symbol                    | Description                                                                                                                                                          |                                                        | Min.                            | Typ.            | Max.    | Unit     | Notes |
|---------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------|---------------------------------|-----------------|---------|----------|-------|
| f <sub>loc_low</sub>      | Loss of external clock minimum frequency —<br>RANGE = 00                                                                                                             |                                                        | (3/5) x<br>f <sub>ints_t</sub>  | —               | —       | kHz      |       |
| f <sub>loc_high</sub>     | Loss of external clock minimum frequency —<br>RANGE = 01, 10, or 11                                                                                                  |                                                        | (16/5) x<br>f <sub>ints_t</sub> | —               | —       | kHz      |       |
| FLL                       |                                                                                                                                                                      |                                                        |                                 |                 |         |          |       |
| f <sub>fil_ref</sub>      | FLL reference frequency range                                                                                                                                        |                                                        | 31.25                           | —               | 39.0625 | kHz      |       |
| f <sub>dco</sub>          | DCO output<br>frequency range                                                                                                                                        | Low range (DRS=00)<br>640 × f <sub>fil_ref</sub>       | 20                              | 20.97           | 25      | MHz      | 3, 4  |
|                           |                                                                                                                                                                      | Mid range (DRS=01)<br>1280 × f <sub>fil_ref</sub>      | 40                              | 41.94           | 50      | MHz      |       |
|                           |                                                                                                                                                                      | Mid-high range (DRS=10)<br>1920 × f <sub>fil_ref</sub> | 60                              | 62.91           | 75      | MHz      |       |
|                           |                                                                                                                                                                      | High range (DRS=11)<br>2560 × f <sub>fil_ref</sub>     | 80                              | 83.89           | 100     | MHz      |       |
| f <sub>dco_t_DMx3_2</sub> | DCO output<br>frequency                                                                                                                                              | Low range (DRS=00)<br>732 × f <sub>fil_ref</sub>       | —                               | 23.99           | —       | MHz      | 5, 6  |
|                           |                                                                                                                                                                      | Mid range (DRS=01)<br>1464 × f <sub>fil_ref</sub>      | —                               | 47.97           | —       | MHz      |       |
|                           |                                                                                                                                                                      | Mid-high range (DRS=10)<br>2197 × f <sub>fil_ref</sub> | —                               | 71.99           | —       | MHz      |       |
|                           |                                                                                                                                                                      | High range (DRS=11)<br>2929 × f <sub>fil_ref</sub>     | —                               | 95.98           | —       | MHz      |       |
| J <sub>cyc_fll</sub>      | FLL period jitter <ul style="list-style-type: none"><li>f<sub>VCO</sub> = 48 MHz</li><li>f<sub>VCO</sub> = 98 MHz</li></ul>                                          |                                                        | —<br>—                          | —<br>180<br>150 | —<br>—  | ps       |       |
| t <sub>fil_acquire</sub>  | FLL target frequency acquisition time                                                                                                                                |                                                        | —                               | —               | 1       | ms       | 7     |
| PLL                       |                                                                                                                                                                      |                                                        |                                 |                 |         |          |       |
| f <sub>vco</sub>          | VCO operating frequency                                                                                                                                              |                                                        | 48.0                            | —               | 120     | MHz      |       |
| I <sub>pll</sub>          | PLL operating current <ul style="list-style-type: none"><li>PLL @ 96 MHz (f<sub>osc_hi_1</sub> = 8 MHz, f<sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 48)</li></ul> |                                                        | —                               | 1060            | —       | μA       | 8     |
| I <sub>pll</sub>          | PLL operating current <ul style="list-style-type: none"><li>PLL @ 48 MHz (f<sub>osc_hi_1</sub> = 8 MHz, f<sub>pll_ref</sub> = 2 MHz, VDIV multiplier = 24)</li></ul> |                                                        | —                               | 600             | —       | μA       | 8     |
| f <sub>pll_ref</sub>      | PLL reference frequency range                                                                                                                                        |                                                        | 2.0                             | —               | 4.0     | MHz      |       |
| J <sub>cyc_pll</sub>      | PLL period jitter (RMS) <ul style="list-style-type: none"><li>f<sub>vco</sub> = 48 MHz</li><li>f<sub>vco</sub> = 100 MHz</li></ul>                                   |                                                        | —<br>—                          | 120<br>75       | —<br>—  | ps<br>ps | 9     |
| J <sub>acc_pll</sub>      | PLL accumulated jitter over 1μs (RMS)                                                                                                                                |                                                        |                                 |                 |         |          | 9     |

Table continues on the next page...

**Table 15. MCG specifications (continued)**

| Symbol          | Description                                                                                                                             | Min.       | Typ. | Max.                                        | Unit | Notes |
|-----------------|-----------------------------------------------------------------------------------------------------------------------------------------|------------|------|---------------------------------------------|------|-------|
|                 | <ul style="list-style-type: none"> <li><math>f_{VCO} = 48 \text{ MHz}</math></li> <li><math>f_{VCO} = 100 \text{ MHz}</math></li> </ul> | —          | 1350 | —                                           | ps   |       |
|                 |                                                                                                                                         | —          | 600  | —                                           | ps   |       |
| $D_{lock}$      | Lock entry frequency tolerance                                                                                                          | $\pm 1.49$ | —    | $\pm 2.98$                                  | %    |       |
| $D_{unl}$       | Lock exit frequency tolerance                                                                                                           | $\pm 4.47$ | —    | $\pm 5.97$                                  | %    |       |
| $t_{pll\_lock}$ | Lock detector detection time                                                                                                            | —          | —    | $150 \times 10^{-6} + 1075(1/f_{pll\_ref})$ | s    | 10    |

1. This parameter is measured with the internal reference (slow clock) being used as a reference to the FLL (FEI clock mode).
2.  $2.0 \text{ V} \leq VDD \leq 3.6 \text{ V}$ .
3. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=0.
4. The resulting system clock frequencies should not exceed their maximum specified values. The DCO frequency deviation ( $\Delta f_{dco\_t}$ ) over voltage and temperature should be considered.
5. These typical values listed are with the slow internal reference clock (FEI) using factory trim and DMX32=1.
6. The resulting clock frequency must not exceed the maximum specified clock frequency of the device.
7. This specification applies to any time the FLL reference source or reference divider is changed, trim value is changed, DMX32 bit is changed, DRS bits are changed, or changing from FLL disabled (BLPE, BLPI) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
8. Excludes any oscillator currents that are also consuming power while PLL is in operation.
9. This specification was obtained using a Freescale developed PCB. PLL jitter is dependent on the noise characteristics of each PCB and results will vary.
10. This specification applies to any time the PLL VCO divider or reference divider is changed, or changing from PLL disabled (BLPE, BLPI) to PLL enabled (PBE, PEE). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

### 3.3.2 IRC48M specifications

**Table 16. IRC48M specifications**

| Symbol                      | Description                                                                                                                                   | Min. | Typ.      | Max.      | Unit           | Notes |
|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|------|-----------|-----------|----------------|-------|
| $V_{DD}$                    | Supply voltage                                                                                                                                | 1.71 | —         | 3.6       | V              |       |
| $I_{DD48M}$                 | Supply current                                                                                                                                | —    | 400       | 500       | $\mu\text{A}$  |       |
| $f_{irc48m}$                | Internal reference frequency                                                                                                                  | —    | 48        | —         | MHz            |       |
| $\Delta f_{irc48m\_ol\_hv}$ | Open loop total deviation of IRC48M frequency at high voltage ( $VDD=1.89\text{V}-3.6\text{V}$ ) over $0^\circ\text{C}$ to $70^\circ\text{C}$ | —    | $\pm 0.2$ | $\pm 0.5$ | $\%f_{irc48m}$ | 1     |
| $\Delta f_{irc48m\_ol\_hv}$ | Open loop total deviation of IRC48M frequency at high voltage ( $VDD=1.89\text{V}-3.6\text{V}$ ) over full temperature                        | —    | $\pm 0.4$ | $\pm 1.0$ | $\%f_{irc48m}$ | 1     |
| $\Delta f_{irc48m\_ol\_lv}$ | Open loop total deviation of IRC48M frequency at low voltage ( $VDD=1.71\text{V}-1.89\text{V}$ ) over full temperature                        | —    | $\pm 0.5$ | $\pm 1.5$ | $\%f_{irc48m}$ | 1     |
| $J_{cyc\_irc48m}$           | Period Jitter (RMS)                                                                                                                           | —    | 35        | 150       | ps             |       |
| $t_{irc48mst}$              | Startup time                                                                                                                                  | —    | 2         | 3         | $\mu\text{s}$  | 2     |

1. The maximum value represents characterized results equivalent to the mean plus or minus three times the standard deviation (mean  $\pm 3$  sigma).

**Table 18. Oscillator frequency specifications (continued)**

| Symbol | Description                                                                            | Min. | Typ. | Max. | Unit | Notes |
|--------|----------------------------------------------------------------------------------------|------|------|------|------|-------|
|        | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), low-power mode (HGO=0) | —    | 0.6  | —    | ms   |       |
|        | Crystal startup time — 8 MHz high-frequency (MCG_C2[RANGE]=01), high-gain mode (HGO=1) | —    | 1    | —    | ms   |       |

1. Other frequency limits may apply when external clock is being used as a reference for the FLL or PLL.
2. When transitioning from FEI or FBI to FBE mode, restrict the frequency of the input clock so that, when it is divided by FRDIV, it remains within the limits of the DCO input clock frequency.
3. Proper PC board layout procedures must be followed to achieve specifications.
4. Crystal startup time is defined as the time between the oscillator being enabled and the OSCINIT bit in the MCG\_S register being set.

## 3.4 Memories and memory interfaces

### 3.4.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

#### 3.4.1.1 Flash timing specifications — program and erase

The following specifications represent the amount of time the internal charge pumps are active and do not include command overhead.

**Table 19. NVM program/erase timing specifications**

| Symbol                         | Description                              | Min. | Typ. | Max. | Unit | Notes |
|--------------------------------|------------------------------------------|------|------|------|------|-------|
| t <sub>hvp<sub>gm</sub>4</sub> | Longword Program high-voltage time       | —    | 7.5  | 18   | μs   | —     |
| t <sub>hversscr</sub>          | Sector Erase high-voltage time           | —    | 13   | 113  | ms   | 1     |
| t <sub>hversblk256k</sub>      | Erase Block high-voltage time for 256 KB | —    | 104  | 904  | ms   | 1     |

1. Maximum time based on expectations at cycling end-of-life.

#### 3.4.1.2 Flash timing specifications — commands

**Table 20. Flash command timing specifications**

| Symbol | Description                  | Min. | Typ. | Max. | Unit | Notes |
|--------|------------------------------|------|------|------|------|-------|
|        | Read 1s Block execution time |      |      |      |      | 1     |

*Table continues on the next page...*

### 3.4.3 Flexbus switching specifications

All processor bus timings are synchronous; input setup/hold and output delay are given in respect to the rising edge of a reference clock, FB\_CLK. The FB\_CLK frequency may be the same as the internal system bus frequency or an integer divider of that frequency.

The following timing numbers indicate when data is latched or driven onto the external bus, relative to the Flexbus output clock (FB\_CLK). All other timing relationships can be derived from these values.

**Table 24. Flexbus limited voltage range switching specifications**

| Num | Description                                     | Min. | Max. | Unit | Notes |
|-----|-------------------------------------------------|------|------|------|-------|
|     | Operating voltage                               | 2.7  | 3.6  | V    |       |
|     | Frequency of operation                          | —    | 30   | MHz  |       |
| FB1 | Clock period                                    | 33.3 | —    | ns   |       |
| FB2 | Address, data, and control output valid         | —    | 15   | ns   |       |
| FB3 | Address, data, and control output hold          | 0.5  | —    | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 14.5 | —    | ns   |       |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0.5  | —    | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWEn}}$ ,  $\overline{\text{FB\_CSn}}$ ,  $\overline{\text{FB\_OE}}$ ,  $\overline{\text{FB\_R/W}}$ ,  $\overline{\text{FB\_TBST}}$ , FB\_TSI[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

**Table 25. Flexbus full voltage range switching specifications**

| Num | Description                                     | Min. | Max. | Unit | Notes |
|-----|-------------------------------------------------|------|------|------|-------|
|     | Operating voltage                               | 1.71 | 3.6  | V    |       |
|     | Frequency of operation                          | —    | 30   | MHz  |       |
| FB1 | Clock period                                    | 33.3 | —    | ns   |       |
| FB2 | Address, data, and control output valid         | —    | 21.5 | ns   |       |
| FB3 | Address, data, and control output hold          | –1.0 | —    | ns   | 1     |
| FB4 | Data and $\overline{\text{FB\_TA}}$ input setup | 20.0 | —    | ns   |       |
| FB5 | Data and $\overline{\text{FB\_TA}}$ input hold  | 0.5  | —    | ns   | 2     |

1. Specification is valid for all FB\_AD[31:0],  $\overline{\text{FB\_BE/BWEn}}$ ,  $\overline{\text{FB\_CSn}}$ ,  $\overline{\text{FB\_OE}}$ ,  $\overline{\text{FB\_R/W}}$ ,  $\overline{\text{FB\_TBST}}$ , FB\_TSI[1:0], FB\_ALE, and FB\_TS.
2. Specification is valid for all FB\_AD[31:0] and  $\overline{\text{FB\_TA}}$ .

### 3.6.1 ADC electrical specifications

The 16-bit accuracy specifications listed in [Table 26](#) and [Table 27](#) are achievable on the differential pins ADCx\_DPx, ADCx\_DMx.

All other ADC channels meet the 13-bit differential/12-bit single-ended accuracy specifications.

#### 3.6.1.1 16-bit ADC operating conditions

**Table 26. 16-bit ADC operating conditions**

| Symbol            | Description                         | Conditions                                                                                                | Min.                                   | Typ. <sup>1</sup> | Max.                                           | Unit | Notes             |
|-------------------|-------------------------------------|-----------------------------------------------------------------------------------------------------------|----------------------------------------|-------------------|------------------------------------------------|------|-------------------|
| V <sub>DDA</sub>  | Supply voltage                      | Absolute                                                                                                  | 1.71                                   | —                 | 3.6                                            | V    |                   |
| ΔV <sub>DDA</sub> | Supply voltage                      | Delta to V <sub>DD</sub> (V <sub>DD</sub> – V <sub>DDA</sub> )                                            | -100                                   | 0                 | +100                                           | mV   | <a href="#">2</a> |
| ΔV <sub>SSA</sub> | Ground voltage                      | Delta to V <sub>SS</sub> (V <sub>SS</sub> – V <sub>SSA</sub> )                                            | -100                                   | 0                 | +100                                           | mV   | <a href="#">2</a> |
| V <sub>REFH</sub> | ADC reference voltage high          |                                                                                                           | 1.13                                   | V <sub>DDA</sub>  | V <sub>DDA</sub>                               | V    |                   |
| V <sub>REFL</sub> | ADC reference voltage low           |                                                                                                           | V <sub>SSA</sub>                       | V <sub>SSA</sub>  | V <sub>SSA</sub>                               | V    |                   |
| V <sub>ADIN</sub> | Input voltage                       | <ul style="list-style-type: none"> <li>16-bit differential mode</li> <li>All other modes</li> </ul>       | V <sub>REFL</sub><br>V <sub>REFL</sub> | —<br>—            | 31/32 * V <sub>REFH</sub><br>V <sub>REFH</sub> | V    |                   |
| C <sub>ADIN</sub> | Input capacitance                   | <ul style="list-style-type: none"> <li>16-bit mode</li> <li>8-bit / 10-bit / 12-bit modes</li> </ul>      | —<br>—                                 | 8<br>4            | 10<br>5                                        | pF   |                   |
| R <sub>ADIN</sub> | Input series resistance             |                                                                                                           | —                                      | 2                 | 5                                              | kΩ   |                   |
| R <sub>AS</sub>   | Analog source resistance (external) | 13-bit / 12-bit modes<br>f <sub>ADCK</sub> < 4 MHz                                                        | —                                      | —                 | 5                                              | kΩ   | <a href="#">3</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency      | ≤ 13-bit mode                                                                                             | 1.0                                    | —                 | 24.0                                           | MHz  | <a href="#">4</a> |
| f <sub>ADCK</sub> | ADC conversion clock frequency      | 16-bit mode                                                                                               | 2.0                                    | —                 | 12.0                                           | MHz  | <a href="#">4</a> |
| C <sub>rate</sub> | ADC conversion rate                 | ≤ 13-bit modes<br>No ADC hardware averaging<br>Continuous conversions enabled, subsequent conversion time | 20                                     | —                 | 1200                                           | Ksps | <a href="#">5</a> |
| C <sub>rate</sub> | ADC conversion rate                 | 16-bit mode<br>No ADC hardware averaging                                                                  | 37                                     | —                 | 461                                            | Ksps | <a href="#">5</a> |




Figure 18. Typical hysteresis vs. Vin level (VDD = 3.3 V, PMODE = 1)

### 3.6.3 12-bit DAC electrical characteristics

#### 3.6.3.1 12-bit DAC operating requirements

Table 29. 12-bit DAC operating requirements

| Symbol     | Description             | Min. | Max. | Unit | Notes |
|------------|-------------------------|------|------|------|-------|
| $V_{DDA}$  | Supply voltage          | 1.71 | 3.6  | V    |       |
| $V_{DACR}$ | Reference voltage       | 1.13 | 3.6  | V    | 1     |
| $C_L$      | Output load capacitance | —    | 100  | pF   | 2     |
| $I_L$      | Output load current     | —    | 1    | mA   |       |


1. The DAC reference can be selected to be  $V_{DDA}$  or  $V_{REFH}$ .
2. A small load capacitance (47 pF) can improve the bandwidth performance of the DAC.

### 3.6.3.2 12-bit DAC operating behaviors

Table 30. 12-bit DAC operating behaviors

| Symbol           | Description                                                                                                                                               | Min.             | Typ.        | Max.       | Unit       | Notes |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|-------------|------------|------------|-------|
| $I_{DDA\_DACLP}$ | Supply current — low-power mode                                                                                                                           | —                | —           | 330        | $\mu A$    |       |
| $I_{DDA\_DACHP}$ | Supply current — high-speed mode                                                                                                                          | —                | —           | 1200       | $\mu A$    |       |
| $t_{DACLP}$      | Full-scale settling time (0x080 to 0xF7F) — low-power mode                                                                                                | —                | 100         | 200        | $\mu s$    | 1     |
| $t_{DACHP}$      | Full-scale settling time (0x080 to 0xF7F) — high-power mode                                                                                               | —                | 15          | 30         | $\mu s$    | 1     |
| $t_{CCDACLP}$    | Code-to-code settling time (0xBF8 to 0xC08) — low-power mode and high-speed mode                                                                          | —                | 0.7         | 1          | $\mu s$    | 1     |
| $V_{dacoutl}$    | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000                                                                                 | —                | —           | 100        | mV         |       |
| $V_{dacouth}$    | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFF                                                                                | $V_{DACR} - 100$ | —           | $V_{DACR}$ | mV         |       |
| INL              | Integral non-linearity error — high speed mode                                                                                                            | —                | —           | $\pm 8$    | LSB        | 2     |
| DNL              | Differential non-linearity error — $V_{DACR} > 2 V$                                                                                                       | —                | —           | $\pm 1$    | LSB        | 3     |
| DNL              | Differential non-linearity error — $V_{DACR} = V_{REF\_OUT}$                                                                                              | —                | —           | $\pm 1$    | LSB        | 4     |
| $V_{OFFSET}$     | Offset error                                                                                                                                              | —                | $\pm 0.4$   | $\pm 0.8$  | %FSR       | 5     |
| $E_G$            | Gain error                                                                                                                                                | —                | $\pm 0.1$   | $\pm 0.6$  | %FSR       | 5     |
| PSRR             | Power supply rejection ratio, $V_{DDA} \geq 2.4 V$                                                                                                        | 60               | —           | 90         | dB         |       |
| $T_{CO}$         | Temperature coefficient offset voltage                                                                                                                    | —                | 3.7         | —          | $\mu V/C$  | 6     |
| $T_{GE}$         | Temperature coefficient gain error                                                                                                                        | —                | 0.000421    | —          | %FSR/C     |       |
| $R_{op}$         | Output resistance (load = 3 k $\Omega$ )                                                                                                                  | —                | —           | 250        | $\Omega$   |       |
| SR               | Slew rate -80h → F7Fh → 80h <ul style="list-style-type: none"> <li>High power (<math>SP_{HP}</math>)</li> <li>Low power (<math>SP_{LP}</math>)</li> </ul> | 1.2<br>0.05      | 1.7<br>0.12 | —<br>—     | V/ $\mu s$ |       |
| BW               | 3dB bandwidth <ul style="list-style-type: none"> <li>High power (<math>SP_{HP}</math>)</li> <li>Low power (<math>SP_{LP}</math>)</li> </ul>               | 550<br>40        | —<br>—      | —<br>—     | kHz        |       |

- Settling within  $\pm 1$  LSB
- The INL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV
- The DNL is measured for 0 + 100 mV to  $V_{DACR} - 100$  mV with  $V_{DDA} > 2.4 V$
- Calculated by a best fit curve from  $V_{SS} + 100$  mV to  $V_{DACR} - 100$  mV
- $V_{DDA} = 3.0 V$ , reference select set for  $V_{DDA}$  (DACx\_CO:DACRFS = 1), high power mode (DACx\_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device



**Figure 19. Typical INL error vs. digital code**




Figure 20. Offset at half scale vs. temperature

### 3.6.4 Voltage reference electrical specifications


Table 31. VREF full-range operating requirements

| Symbol    | Description             | Min.                                      | Max. | Unit | Notes |
|-----------|-------------------------|-------------------------------------------|------|------|-------|
| $V_{DDA}$ | Supply voltage          | 1.71                                      | 3.6  | V    |       |
| $T_A$     | Temperature             | Operating temperature range of the device |      | °C   |       |
| $C_L$     | Output load capacitance | 100                                       |      | nF   | 1, 2  |

1.  $C_L$  must be connected to VREF\_OUT if the VREF\_OUT functionality is being used for either an internal or external reference.
2. The load capacitance should not exceed +/-25% of the nominal specified  $C_L$  value over the operating temperature range of the device.

**Table 38. Slave mode DSPI timing (full voltage range)**

| Num  | Description                              | Min.                      | Max.                     | Unit |
|------|------------------------------------------|---------------------------|--------------------------|------|
|      | Operating voltage                        | 1.71                      | 3.6                      | V    |
|      | Frequency of operation                   | —                         | 7.5                      | MHz  |
| DS9  | DSPI_SCK input cycle time                | $8 \times t_{\text{BUS}}$ | —                        | ns   |
| DS10 | DSPI_SCK input high/low time             | $(t_{\text{SCK}}/2) - 4$  | $(t_{\text{SCK}}/2) + 4$ | ns   |
| DS11 | DSPI_SCK to DSPI_SOUT valid              | —                         | 29.5                     | ns   |
| DS12 | DSPI_SCK to DSPI_SOUT invalid            | 0                         | —                        | ns   |
| DS13 | DSPI_SIN to DSPI_SCK input setup         | 3.2                       | —                        | ns   |
| DS14 | DSPI_SCK to DSPI_SIN input hold          | 7                         | —                        | ns   |
| DS15 | DSPI_SS active to DSPI_SOUT driven       | —                         | 25                       | ns   |
| DS16 | DSPI_SS inactive to DSPI_SOUT not driven | —                         | 25                       | ns   |

**Figure 24. DSPI classic SPI timing — slave mode**

### 3.8.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C) timing

**Table 39. I<sup>2</sup>C timing**

| Characteristic                                                                               | Symbol                | Standard Mode |         | Fast Mode |                  | Unit          |
|----------------------------------------------------------------------------------------------|-----------------------|---------------|---------|-----------|------------------|---------------|
|                                                                                              |                       | Minimum       | Maximum | Minimum   | Maximum          |               |
| SCL Clock Frequency                                                                          | $f_{\text{SCL}}$      | 0             | 100     | 0         | 400 <sup>1</sup> | kHz           |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | $t_{\text{HD}}$ ; STA | 4             | —       | 0.6       | —                | $\mu\text{s}$ |
| LOW period of the SCL clock                                                                  | $t_{\text{LOW}}$      | 4.7           | —       | 1.25      | —                | $\mu\text{s}$ |
| HIGH period of the SCL clock                                                                 | $t_{\text{HIGH}}$     | 4             | —       | 0.6       | —                | $\mu\text{s}$ |
| Set-up time for a repeated START condition                                                   | $t_{\text{SU}}$ ; STA | 4.7           | —       | 0.6       | —                | $\mu\text{s}$ |

Table continues on the next page...

| 100<br>LQFP | 64<br>LQFP | Pin Name                                         | Default                                          | ALT0                                             | ALT1                | ALT2            | ALT3     | ALT4      | ALT5            | ALT6          | ALT7                       | EzPort   |
|-------------|------------|--------------------------------------------------|--------------------------------------------------|--------------------------------------------------|---------------------|-----------------|----------|-----------|-----------------|---------------|----------------------------|----------|
| 17          | —          | ADC1_DM1/<br>ADC0_DM2                            | ADC1_DM1/<br>ADC0_DM2                            | ADC1_DM1/<br>ADC0_DM2                            |                     |                 |          |           |                 |               |                            |          |
| 18          | 9          | ADC0_DP0/<br>ADC1_DP3                            | ADC0_DP0/<br>ADC1_DP3                            | ADC0_DP0/<br>ADC1_DP3                            |                     |                 |          |           |                 |               |                            |          |
| 19          | 10         | ADC0_DM0/<br>ADC1_DM3                            | ADC0_DM0/<br>ADC1_DM3                            | ADC0_DM0/<br>ADC1_DM3                            |                     |                 |          |           |                 |               |                            |          |
| 20          | 11         | ADC1_DP0/<br>ADC0_DP3                            | ADC1_DP0/<br>ADC0_DP3                            | ADC1_DP0/<br>ADC0_DP3                            |                     |                 |          |           |                 |               |                            |          |
| 21          | 12         | ADC1_DM0/<br>ADC0_DM3                            | ADC1_DM0/<br>ADC0_DM3                            | ADC1_DM0/<br>ADC0_DM3                            |                     |                 |          |           |                 |               |                            |          |
| 22          | 13         | VDDA                                             | VDDA                                             | VDDA                                             |                     |                 |          |           |                 |               |                            |          |
| 23          | 14         | VREFH                                            | VREFH                                            | VREFH                                            |                     |                 |          |           |                 |               |                            |          |
| 24          | 15         | VREFL                                            | VREFL                                            | VREFL                                            |                     |                 |          |           |                 |               |                            |          |
| 25          | 16         | VSSA                                             | VSSA                                             | VSSA                                             |                     |                 |          |           |                 |               |                            |          |
| 26          | 17         | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 | VREF_OUT/<br>CMP1_IN5/<br>CMP0_IN5/<br>ADC1_SE18 |                     |                 |          |           |                 |               |                            |          |
| 27          | 18         | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              | DAC0_OUT/<br>CMP1_IN3/<br>ADC0_SE23              |                     |                 |          |           |                 |               |                            |          |
| 28          | 19         | DAC1_OUT/<br>CMP0_IN4/<br>ADC1_SE23              | DAC1_OUT/<br>CMP0_IN4/<br>ADC1_SE23              | DAC1_OUT/<br>CMP0_IN4/<br>ADC1_SE23              |                     |                 |          |           |                 |               |                            |          |
| 29          | —          | VSS                                              | VSS                                              | VSS                                              |                     |                 |          |           |                 |               |                            |          |
| 30          | —          | VDD                                              | VDD                                              | VDD                                              |                     |                 |          |           |                 |               |                            |          |
| 31          | 20         | PTE24                                            | ADC0_SE17                                        | ADC0_SE17                                        | PTE24               |                 | FTM0_CH0 |           | I2C0_SCL        | EWM_OUT_<br>b |                            |          |
| 32          | 21         | PTE25                                            | ADC0_SE18                                        | ADC0_SE18                                        | PTE25               |                 | FTM0_CH1 |           | I2C0_SDA        | EWM_IN        |                            |          |
| 33          | —          | PTE26/<br>CLKOUT32K                              | DISABLED                                         |                                                  | PTE26/<br>CLKOUT32K |                 |          |           |                 |               |                            |          |
| 34          | 22         | PTA0                                             | JTAG_TCLK/<br>SWD_CLK/<br>EZP_CLK                |                                                  | PTA0                | UART0_<br>CTS_b | FTM0_CH5 |           | EWM_IN          |               | JTAG_TCLK/<br>SWD_CLK      | EZP_CLK  |
| 35          | 23         | PTA1                                             | JTAG_TDI/<br>EZP_DI                              |                                                  | PTA1                | UART0_RX        | FTM0_CH6 | CMP0_OUT  | FTM2_QD_<br>PHA | FTM1_CH1      | JTAG_TDI                   | EZP_DI   |
| 36          | 24         | PTA2                                             | JTAG_TDO/<br>TRACE_<br>SWO/<br>EZP_DO            |                                                  | PTA2                | UART0_TX        | FTM0_CH7 | CMP1_OUT  | FTM2_QD_<br>PHB | FTM1_CH0      | JTAG_TDO/<br>TRACE_<br>SWO | EZP_DO   |
| 37          | 25         | PTA3                                             | JTAG_TMS/<br>SWD_DIO                             |                                                  | PTA3                | UART0_<br>RTS_b | FTM0_CH0 | FTM2_FLT0 | EWM_OUT_<br>b   |               | JTAG_TMS/<br>SWD_DIO       |          |
| 38          | 26         | PTA4/<br>LLWU_P3                                 | NMI_b/<br>EZP_CS_b                               |                                                  | PTA4/<br>LLWU_P3    |                 | FTM0_CH1 |           | FTM0_FLT3       |               | NMI_b                      | EZP_CS_b |
| 39          | 27         | PTA5                                             | DISABLED                                         |                                                  | PTA5                |                 | FTM0_CH2 |           |                 |               | JTAG_<br>TRST_b            |          |

## Pinout

| 100<br>LQFP | 64<br>LQFP | Pin Name          | Default               | ALT0                  | ALT1              | ALT2      | ALT3          | ALT4       | ALT5    | ALT6        | ALT7        | EzPort |
|-------------|------------|-------------------|-----------------------|-----------------------|-------------------|-----------|---------------|------------|---------|-------------|-------------|--------|
| 40          | —          | VDD               | VDD                   | VDD                   |                   |           |               |            |         |             |             |        |
| 41          | —          | VSS               | VSS                   | VSS                   |                   |           |               |            |         |             |             |        |
| 42          | 28         | PTA12             | DISABLED              |                       | PTA12             |           | FTM1_CH0      |            |         |             | FTM1_QD_PHA |        |
| 43          | 29         | PTA13/<br>LLWU_P4 | DISABLED              |                       | PTA13/<br>LLWU_P4 |           | FTM1_CH1      |            |         |             | FTM1_QD_PHB |        |
| 44          | —          | PTA14             | DISABLED              |                       | PTA14             | SPI0_PCS0 | UART0_TX      |            |         |             |             |        |
| 45          | —          | PTA15             | DISABLED              |                       | PTA15             | SPI0_SCK  | UART0_RX      |            |         |             |             |        |
| 46          | —          | PTA16             | DISABLED              |                       | PTA16             | SPI0_SOUT | UART0_CTS_b   |            |         |             |             |        |
| 47          | —          | PTA17             | ADC1_SE17             | ADC1_SE17             | PTA17             | SPI0_SIN  | UART0_RTS_b   |            |         |             |             |        |
| 48          | 30         | VDD               | VDD                   | VDD                   |                   |           |               |            |         |             |             |        |
| 49          | 31         | VSS               | VSS                   | VSS                   |                   |           |               |            |         |             |             |        |
| 50          | 32         | PTA18             | EXTAL0                | EXTAL0                | PTA18             |           | FTM0_FLT2     | FTM_CLKIN0 |         |             |             |        |
| 51          | 33         | PTA19             | XTAL0                 | XTAL0                 | PTA19             | FTM0_FLT0 | FTM1_FLT0     | FTM_CLKIN1 |         | LPTMR0_ALT1 |             |        |
| 52          | 34         | RESET_b           | RESET_b               | RESET_b               |                   |           |               |            |         |             |             |        |
| 53          | 35         | PTB0/<br>LLWU_P5  | ADC0_SE8/<br>ADC1_SE8 | ADC0_SE8/<br>ADC1_SE8 | PTB0/<br>LLWU_P5  | I2C0_SCL  | FTM1_CH0      |            |         | FTM1_QD_PHA | UART0_RX    |        |
| 54          | 36         | PTB1              | ADC0_SE9/<br>ADC1_SE9 | ADC0_SE9/<br>ADC1_SE9 | PTB1              | I2C0_SDA  | FTM1_CH1      | FTM0_FLT2  | EWM_IN  | FTM1_QD_PHB | UART0_TX    |        |
| 55          | 37         | PTB2              | ADC0_SE12             | ADC0_SE12             | PTB2              | I2C0_SCL  | UART0_RTS_b   | FTM0_FLT1  |         | FTM0_FLT3   |             |        |
| 56          | 38         | PTB3              | ADC0_SE13             | ADC0_SE13             | PTB3              | I2C0_SDA  | UART0_CTS_b   |            |         | FTM0_FLT0   |             |        |
| 57          | —          | PTB9              | DISABLED              |                       | PTB9              | SPI1_PCS1 | LPUART0_CTS_b |            | FB_AD20 |             |             |        |
| 58          | —          | PTB10             | ADC1_SE14             | ADC1_SE14             | PTB10             | SPI1_PCS0 | LPUART0_RX    |            | FB_AD19 | FTM0_FLT1   |             |        |
| 59          | —          | PTB11             | ADC1_SE15             | ADC1_SE15             | PTB11             | SPI1_SCK  | LPUART0_TX    |            | FB_AD18 | FTM0_FLT2   |             |        |
| 60          | —          | VSS               | VSS                   | VSS                   |                   |           |               |            |         |             |             |        |
| 61          | —          | VDD               | VDD                   | VDD                   |                   |           |               |            |         |             |             |        |
| 62          | 39         | PTB16             | DISABLED              |                       | PTB16             | SPI1_SOUT | UART0_RX      | FTM_CLKIN0 | FB_AD17 | EWM_IN      |             |        |
| 63          | 40         | PTB17             | DISABLED              |                       | PTB17             | SPI1_SIN  | UART0_TX      | FTM_CLKIN1 | FB_AD16 | EWM_OUT_b   |             |        |
| 64          | 41         | PTB18             | DISABLED              |                       | PTB18             |           | FTM2_CH0      |            | FB_AD15 | FTM2_QD_PHA |             |        |
| 65          | 42         | PTB19             | DISABLED              |                       | PTB19             |           | FTM2_CH1      |            | FB_OE_b | FTM2_QD_PHB |             |        |
| 66          | —          | PTB20             | DISABLED              |                       | PTB20             |           |               |            | FB_AD31 | CMP0_OUT    |             |        |
| 67          | —          | PTB21             | DISABLED              |                       | PTB21             |           |               |            | FB_AD30 | CMP1_OUT    |             |        |
| 68          | —          | PTB22             | DISABLED              |                       | PTB22             |           |               |            | FB_AD29 |             |             |        |

## Pinout

| 100 LQFP | 64 LQFP | Pin Name      | Default   | ALT0      | ALT1          | ALT2      | ALT3        | ALT4     | ALT5                            | ALT6          | ALT7      | EzPort |
|----------|---------|---------------|-----------|-----------|---------------|-----------|-------------|----------|---------------------------------|---------------|-----------|--------|
| 93       | 57      | PTD0/LLWU_P12 | DISABLED  |           | PTD0/LLWU_P12 | SPI0_PCS0 | UART2_RTS_b | FTM3_CH0 | FB_ALE/<br>FB_CS1_b/<br>FB_TS_b | LPUART0_RTS_b |           |        |
| 94       | 58      | PTD1          | ADC0_SE5b | ADC0_SE5b | PTD1          | SPI0_SCK  | UART2_CTS_b | FTM3_CH1 | FB_CS0_b                        | LPUART0_CTS_b |           |        |
| 95       | 59      | PTD2/LLWU_P13 | DISABLED  |           | PTD2/LLWU_P13 | SPI0_SOUT | UART2_RX    | FTM3_CH2 | FB_AD4                          | LPUART0_RX    | I2C0_SCL  |        |
| 96       | 60      | PTD3          | DISABLED  |           | PTD3          | SPI0_SIN  | UART2_TX    | FTM3_CH3 | FB_AD3                          | LPUART0_TX    | I2C0_SDA  |        |
| 97       | 61      | PTD4/LLWU_P14 | DISABLED  |           | PTD4/LLWU_P14 | SPI0_PCS1 | UART0_RTS_b | FTM0_CH4 | FB_AD2                          | EWM_IN        | SPI1_PCS0 |        |
| 98       | 62      | PTD5          | ADC0_SE6b | ADC0_SE6b | PTD5          | SPI0_PCS2 | UART0_CTS_b | FTM0_CH5 | FB_AD1                          | EWM_OUT_b     | SPI1_SCK  |        |
| 99       | 63      | PTD6/LLWU_P15 | ADC0_SE7b | ADC0_SE7b | PTD6/LLWU_P15 | SPI0_PCS3 | UART0_RX    | FTM0_CH6 | FB_AD0                          | FTM0_FLT0     | SPI1_SOUT |        |
| 100      | 64      | PTD7          | DISABLED  |           | PTD7          |           | UART0_TX    | FTM0_CH7 |                                 | FTM0_FLT1     | SPI1_SIN  |        |

## 5.2 Recommended connection for unused analog and digital pins

The following table shows the recommended connections for analog interface pins if those analog interfaces are not used in the customer's application.

**Table 41. Recommended connection for unused analog interfaces**

| Pin Type        |                | Short recommendation | Detailed recommendation               |
|-----------------|----------------|----------------------|---------------------------------------|
| Analog/non GPIO | PGAx/ADCx      | Float                | Analog input - Float                  |
| Analog/non GPIO | ADCx/CMPx      | Float                | Analog input - Float                  |
| Analog/non GPIO | VREF_OUT       | Float                | Analog output - Float                 |
| Analog/non GPIO | DACx_OUT       | Float                | Analog output - Float                 |
| Analog/non GPIO | RTC_WAKEUP_B   | Float                | Analog output - Float                 |
| Analog/non GPIO | XTAL32         | Float                | Analog output - Float                 |
| Analog/non GPIO | EXTAL32        | Float                | Analog input - Float                  |
| GPIO/Analog     | PTA18/EXTAL0   | Float                | Analog input - Float                  |
| GPIO/Analog     | PTA19/XTAL0    | Float                | Analog output - Float                 |
| GPIO/Analog     | PTx/ADCx       | Float                | Float (default is analog input)       |
| GPIO/Analog     | PTx/CMPx       | Float                | Float (default is analog input)       |
| GPIO/Digital    | PTA0/JTAG_TCLK | Float                | Float (default is JTAG with pulldown) |
| GPIO/Digital    | PTA1/JTAG_TDI  | Float                | Float (default is JTAG with pullup)   |

*Table continues on the next page...*

## 6.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

## 6.2 Format

Part numbers for this device have the following format:

Q KV## A FFF R T PP CC S N

## 6.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description                 | Values                                                                                                                                                                                                                                                                            |
|-------|-----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q     | Qualification status        | <ul style="list-style-type: none"> <li>M = Fully qualified, general market flow</li> <li>P = Prequalification</li> </ul>                                                                                                                                                          |
| KV##  | Kinetis V Series            | <ul style="list-style-type: none"> <li>KV3x: Cortex-M4 based MCU</li> </ul>                                                                                                                                                                                                       |
| A     | Key attribute               | <ul style="list-style-type: none"> <li>D = Cortex-M4 w/ DSP</li> <li>F = Cortex-M4 w/ DSP and FPU</li> </ul>                                                                                                                                                                      |
| FFF   | Program flash memory size   | <ul style="list-style-type: none"> <li>64 = 64 KB</li> <li>128 = 128 KB</li> <li>256 = 256 KB</li> <li>512 = 512 KB</li> </ul>                                                                                                                                                    |
| R     | Silicon revision            | <ul style="list-style-type: none"> <li>(Blank) = Main</li> <li>A = Revision after main</li> </ul>                                                                                                                                                                                 |
| T     | Temperature range (°C)      | <ul style="list-style-type: none"> <li>V = -40 to 105</li> <li>C = -40 to 85</li> </ul>                                                                                                                                                                                           |
| PP    | Package identifier          | <ul style="list-style-type: none"> <li>FM = 32 QFN (5 mm x 5 mm)</li> <li>LF = 48 LQFP (7 mm x 7 mm)</li> <li>LH = 64 LQFP (10 mm x 10 mm)</li> <li>LL = 100 LQFP (14 mm x 14 mm)</li> <li>MC = 121 XFBGA (8 mm x 8 mm)</li> <li>DC = 121 XFBGA (8 mm x 8 mm x 0.5 mm)</li> </ul> |
| CC    | Maximum CPU frequency (MHz) | <ul style="list-style-type: none"> <li>10 = 100 MHz</li> <li>12 = 120 MHz</li> </ul>                                                                                                                                                                                              |
| S     | Software type               | <ul style="list-style-type: none"> <li>P = KMS-PMSM and BLDC</li> <li>(Blank) = Not software enabled</li> </ul>                                                                                                                                                                   |
| N     | Packaging type              | <ul style="list-style-type: none"> <li>R = Tape and reel</li> <li>(Blank) = Trays</li> </ul>                                                                                                                                                                                      |

**Table 42. Revision History (continued)**

| Rev. No. | Date    | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|----------|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |         | <ul style="list-style-type: none"> <li>Added Terminology and Guidelines section</li> <li>Updated IRC48M specifications table</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| 6        | 10/2015 | <ul style="list-style-type: none"> <li>In "Power consumption operating behaviors" section, added "Low power mode peripheral adders—typical value" table</li> <li>In "Thermal operating requirements" table, in footnote, corrected "<math>T_J = T_A + \Theta_{JA}</math>" to "<math>T_J = T_A + R_{\Theta JA}</math>"</li> <li>Updated "IRC48M specifications" table</li> <li>Updated "NVM program/erase timing specifications" table; removed row for <math>t_{hversall}</math> and added row for <math>t_{hversblk256k}</math></li> <li>Updated "Flash command timing specifications" table; added rows for <math>t_{rd1blk256k}</math> and <math>t_{ersblk256k}</math></li> <li>In "Slave mode DSPI timing (limited voltage range)" table, added footnote regarding maximum frequency of operation</li> <li>Added new section, "Recommended connections for unused analog and digital pins"</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| 5        | 4/2015  | <ul style="list-style-type: none"> <li>On page 1: <ul style="list-style-type: none"> <li>Under "Security and integrity modules" added "Hardware random-number generator"</li> <li>Under "Communication interfaces," updated I<sup>2</sup>C bullet to indicate support for up to 1 Mbps operation</li> <li>Under "Operating characteristics," specified that voltage range includes flash writes</li> </ul> </li> <li>In figure, "Functional block diagram," added "Random-number generator."</li> <li>In "Voltage and current operating requirements" table: <ul style="list-style-type: none"> <li>Removed content related to positive injection</li> <li>Updated footnote 1 to say that all analog and I/O pins are internally clamped to V<sub>SS</sub> only (not V<sub>SS</sub> and V<sub>DD</sub>) through ESD protection diodes.</li> </ul> </li> <li>In "Power consumption operating behaviors" table: <ul style="list-style-type: none"> <li>Added additional temperature data in power consumption table</li> <li>Added Max IDD values based on characterization results equivalent to mean + 3 sigma</li> </ul> </li> <li>Updated "EMC radiated emissions operating behaviors" table</li> <li>In "Thermal operating requirements" table, added the following footnote for ambient temperature: "Maximum T<sub>A</sub> can be exceeded only if the user ensures that T<sub>J</sub> does not exceed maximum T<sub>J</sub>. The simplest method to determine T<sub>J</sub> is: <math>T_J = T_A + \Theta_{JA} \times \text{chip power dissipation}</math>"</li> <li>Updated "IRC48M Specifications": <ul style="list-style-type: none"> <li>Updated maximum values for <math>\Delta_{firc48m\_lv}</math> and <math>\Delta_{firc48m\_hv}</math> (full temperature)</li> <li>Added specifications for <math>\Delta_{firc48m\_hv}</math> (-40°C to 85°C)</li> </ul> </li> <li>In "I<sup>2</sup>C timing" table, <ul style="list-style-type: none"> <li>Added the following footnote on maximum Fast mode value for SCL Clock Frequency: "The maximum SCL Clock Frequency in Fast mode with maximum bus loading can only be achieved when using the High drive pins across the full voltage range and when using the Normal drive pins and VDD ≥ 2.7 V."</li> <li>Updated minimum Fast mode value for LOW period of the SCL clock to 1.25 μs</li> </ul> </li> <li>Added "I<sup>2</sup>C 1 Mbps timing" table</li> <li>Removed Section 6, "Ordering parts."</li> <li>Specified that the figure, "KV31F 64 LQFP Pinout Diagram" is a top view</li> <li>Specified that the figure, "KV31F 100 LQFP Pinout Diagram" is a top view</li> </ul> |
| 4        | 7/2014  | <ul style="list-style-type: none"> <li>In "Power consumption operating behaviors table":</li> </ul>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

*Table continues on the next page...*

**Table 42. Revision History (continued)**

| Rev. No. | Date   | Substantial Changes                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|----------|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |        | <ul style="list-style-type: none"> <li>• Updated existing typical power measurements</li> <li>• Added new typical power measurements for the following: <ul style="list-style-type: none"> <li>• IDD_HSRUN (High Speed Run mode current executing CoreMark code)</li> <li>• IDD_RUNCO (Run mode current in Compute operation, executing CoreMark code)</li> <li>• IDD_RUN (Run mode current in Compute operation, executing while(1) loop)</li> <li>• IDD_VLPR (Very Low Power mode current executing CoreMark code)</li> <li>• IDD_VLPR (Very Low Power Run mode current in Compute operation, executing while(1) loop)</li> </ul> </li> </ul>                                                                                  |
| 3        | 5/2014 | <ul style="list-style-type: none"> <li>• In "Voltage and current operating ratings" table, updated maximum digital supply current</li> <li>• Updated "Voltage and current operating behaviors" table</li> <li>• Updated "Power mode transition operating behaviors" table</li> <li>• Updated "Power consumption operating behaviors" table</li> <li>• Updated "EMC radiated emissions operating behaviors for 64 LQFP package" table</li> <li>• Updated "Thermal attributes" table</li> <li>• Updated "MCG specifications" table</li> <li>• Updated "IRC48M specifications" table</li> <li>• Updated "16-bit ADC operating conditions" table</li> <li>• Updated "Voltage reference electrical specifications" section</li> </ul> |
| 2        | 3/2014 | Initial public release                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |