

Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Active
Core Processor	ARM® Cortex®-M0+
Core Size	32-Bit Single-Core
Speed	32MHz
Connectivity	CANbus, DALI, I²C, SCI, SPI, UART/USART, USB
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	35
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	24K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 15x14b; D/A 3x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LFQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r7fs128783a01cfl-aa1

Table 1.4 Event Link

Feature	Functional description
Event Link Controller (ELC)	The Event Link Controller (ELC) uses the interrupt requests generated by various peripheral modules as event signals to connect them to different modules, enabling direct interaction between the modules without CPU intervention. See section 16, Event Link Controller in User's Manual.

Table 1.5 Direct memory access

Feature	Functional description
Data Transfer Controller (DTC)	A Data Transfer Controller (DTC) module is provided for transferring data when activated by an interrupt request. See section 15, Data Transfer Controller (DTC) in User's Manual.

Table 1.6 Timers

Feature	Functional description
General PWM Timer (GPT)	The General PWM Timer (GPT) is a 32-bit timer with 1 channel and a 16-bit timer with 6 channels. PWM waveforms can be generated by controlling the up-counter, down-counter, or the up- and down-counter. In addition, PWM waveforms can be generated for controlling brushless DC motors. The GPT can also be used as a general-purpose timer. See section 20, General PWM Timer (GPT) in User's Manual.
Port Output Enable for GPT (POEG)	Use the Port Output Enable for GPT (POEG) function to place the General PWM Timer (GPT) output pins in the output disable state. See section 19, Port Output Enable for GPT (POEG) in User's Manual.
Asynchronous General Purpose Timer (AGT)	The Asynchronous General Purpose Timer (AGT) is a 16-bit timer that can be used for pulse output, external pulse width or period measurement, and counting external events. This 16-bit timer consists of a reload register and a down-counter. The reload register and the down-counter are allocated to the same address, and they can be accessed with the AGT register. See section 22, Asynchronous General Purpose Timer (AGT) in User's Manual.
Realtime Clock (RTC)	The Realtime Clock (RTC) has two counting modes, calendar count mode and binary count mode, that are controlled by the register settings. For calendar count mode, the RTC has a 100-year calendar from 2000 to 2099 and automatically adjusts dates for leap years. For binary count mode, the RTC counts seconds and retains the information as a serial value. Binary count mode can be used for calendars other than the Gregorian (Western) calendar. See section 23, Realtime Clock (RTC) in User's Manual.

Table 1.7 Communication interfaces (1 of 2)

Feature	Functional description
Serial Communications Interface (SCI)	The Serial Communication Interface (SCI) is configurable to five asynchronous and synchronous serial interfaces: <ul style="list-style-type: none"> • Asynchronous interfaces (UART and asynchronous communications interface adapter (ACIA)) • 8-bit clock synchronous interface • Simple IIC (master-only) • Simple SPI • Smart card interface. The smart card interface complies with the ISO/IEC 7816-3 standard for electronic signals and transmission protocol. SCI0 has FIFO buffers to enable continuous and full-duplex communication, and the data transfer speed can be configured independently using an on-chip baud rate generator. See section 27, Serial Communications Interface (SCI) in User's Manual.
Digital Addressable Lighting Interface (DALI)	A Digital Addressable Lighting Interface (DALI) module is provided. DALI is an international open lighting control communication protocol that includes dimming control of electronic ballasts and LED lights from different manufacturers. The DALI interface module is designed to allow compliance with international standard IEC62386-101 Edition 1.0/2.0 (DALI 2), that includes software control. See section 28, Digital Addressable Lighting Interface (DALI) in User's Manual.

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group may have a subset of the features.




Figure 1.1 Block diagram

1.3 Part Numbering

Figure 1.2 shows the product part number information, including memory capacity, and package type. Table 1.12 shows a product list.




Figure 1.3 Pin assignment for LQFP 64-pin

Table 2.2 Recommended operating conditions

Parameter	Symbol	Value	Min	Typ	Max	Unit	
Power supply voltages	VCC ^{*1, *2}	When USBFS is not used	1.6	-	5.5	V	
		When USBFS is used USB Regulator Disable	VCC_USB	-	3.6	V	
		When USBFS is used USB Regulator Enable	VCC_USB_LDO	-	5.5	V	
	VSS		-	0	-	V	
USB power supply voltages	VCC_USB	When USBFS is not used	-	VCC	-	V	
		When USBFS is used USB Regulator Disable (Input)	3.0	3.3	3.6	V	
	VCC_USB_LDO	When USBFS is not used	-	VCC	-	V	
		When USBFS is used USB Regulator Enable	3.8	-	5.5	V	
	VSS_USB		-	0	-	V	
Analog power supply voltages	AVCC0 ^{*1, *2}		1.6	-	5.5	V	
	AVSS0		-	0	-	V	
	VREFH0	When used as ADC14 Reference	1.6	-	AVCC0	V	
	VREFL0		-	0	-	V	

Note 1. Use AVCC0 and VCC under the following conditions:

AVCC0 and VCC can be set individually within the operating range when $VCC \geq 2.0\text{ V}$

$AVCC0 = VCC$ when $VCC < 2.0\text{ V}$.

Note 2. When powering on the VCC and AVCC0 pins, power them on at the same time or the VCC pin first and then the AVCC0 pin.

Table 2.5 I/O V_{IH} , V_{IL} (2)

Conditions: VCC = AVCC0 = VCC_USB = VCC_USB_LDO = 1.6 to 2.7 V

Parameter		Symbol	Min	Typ	Max	Unit	Test Conditions
Schmitt trigger input voltage	RES, NMI Peripheral input pins	V_{IH}	$VCC \times 0.8$	-	-3	V	-
		V_{IL}	-	-	$VCC \times 0.2$		
		ΔV_T	$VCC \times 0.01$	-	-		
Input voltage (except for Schmitt trigger input pin)	5V-tolerant ports*1	V_{IH}	$VCC \times 0.8$	-	5.8	V	-
		V_{IL}	-	-	$VCC \times 0.2$		
	P000 to P004 P010 to P015 P500 to P502	V_{IH}	$AVCC0 \times 0.8$	-	-		
		V_{IL}	-	-	$AVCC0 \times 0.2$		
		P914, P915	V_{IH}	$VCC_USB \times 0.8$	-	$VCC_USB + 0.3$	
			V_{IL}	-	-	$VCC_USB \times 0.2$	
	EXTAL Input ports pins except for P000 to P004, P010 to P015, P500 to P502, P914, P915	V_{IH}	$VCC \times 0.8$	-	-		
		V_{IL}	-	-	$VCC \times 0.2$		

Note 1. P205, P206, P400, P401, P407 (total 5pins)

2.2.4 I/O V_{OH} , V_{OL} , and Other Characteristics

Table 2.7 I/O V_{OH} , V_{OL} (1)

Conditions: VCC = AVCC0 = VCC_USB = VCC_USB_LDO = 4.0 to 5.5 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	V_{OL}	-	-	0.4	V	$I_{OL} = 3.0 \text{ mA}$
	V_{OL}	-	-	0.6		$I_{OL} = 6.0 \text{ mA}$
	V_{OH}	VCC - 1.0	-	-		$I_{OH} = -20.0 \text{ mA}$
	V_{OL}	-	-	1.0		$I_{OL} = 20 \text{ mA}$
	V_{OH}	AVCC0 - 0.8	-	-		$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	-	-	0.8		$I_{OL} = 2.0 \text{ mA}$
	V_{OH}	AVCC0 - 0.8	-	-		$I_{OH} = -4.0 \text{ mA}$
	V_{OL}	-	-	0.8		$I_{OL} = 4.0 \text{ mA}$
	V_{OH}	VCC_USB - 0.8	-	-		$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	-	-	0.8		$I_{OL} = 2.0 \text{ mA}$
	V_{OH}	VCC - 0.8	-	-		$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	-	-	0.8		$I_{OL} = 2.0 \text{ mA}$
	V_{OH}	VCC - 0.8	-	-		$I_{OH} = -4.0 \text{ mA}$
	V_{OL}	-	-	0.8		$I_{OL} = 4.0 \text{ mA}$

Note 1. SCL0_A, SDA0_A, SCL0_B, SDA0_B, SCL0_C, SCL1_A, SDA1_A, SCL1_B, SDA1_B (total 9 pins).

Note 2. This is the value when middle driving ability is selected with the Port Drive Capability bit in the PmnPFS register.

Note 3. Based on characterization data, not tested in production.

Note 4. Except for Ports P200, P214, P215, which are input ports.

Table 2.8 I/O V_{OH} , V_{OL} (2)

Conditions: VCC = AVCC0 = VCC_USB = VCC_USB_LDO = 2.7 to 4.0 V

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
Output voltage	V_{OL}	-	-	0.4	V	$I_{OL} = 3.0 \text{ mA}$
	V_{OL}	-	-	0.6		$I_{OL} = 6.0 \text{ mA}$
	V_{OH}	VCC - 1.0	-	-		$I_{OH} = -20.0 \text{ mA}$ VCC = 3.3 V
	V_{OL}	-	-	1.0		$I_{OL} = 20 \text{ mA}$ VCC = 3.3 V
	V_{OH}	AVCC0 - 0.5	-	-		$I_{OH} = -1.0 \text{ mA}$
	V_{OL}	-	-	0.5		$I_{OL} = 1.0 \text{ mA}$
	V_{OH}	AVCC0 - 0.5	-	-		$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	-	-	0.5		$I_{OL} = 2.0 \text{ mA}$
	V_{OH}	VCC_USB - 0.5	-	-		$I_{OH} = -1.0 \text{ mA}$
	V_{OL}	-	-	0.5		$I_{OL} = 1.0 \text{ mA}$
	V_{OH}	VCC - 0.5	-	-		$I_{OH} = -1.0 \text{ mA}$
	V_{OL}	-	-	0.5		$I_{OL} = 1.0 \text{ mA}$
	V_{OH}	VCC - 0.5	-	-		$I_{OH} = -2.0 \text{ mA}$
	V_{OL}	-	-	0.5		$I_{OL} = 2.0 \text{ mA}$

Note 1. SCL0_A, SDA0_A, SCL0_B, SDA0_B, SCL0_C, SCL1_A, SDA1_A, SCL1_B, SDA1_B (total 9 pins).

Note 2. This is the value when middle driving ability is selected with the Port Drive Capability bit in the PmnPFS register.

Note 3. Based on characterization data, not tested in production.

Note 4. Except for Ports P200, P214, P215, which are input ports.




Figure 2.15 V_{OH}/V_{OL} and I_{OH}/I_{OL} temperature characteristics at $VCC = 5.5\text{ V}$ when middle drive output is selected (reference data)

2.2.8 Output Characteristics for IIC I/O Pins




Figure 2.16 V_{OH}/V_{OL} and I_{OH}/I_{OL} voltage characteristics at $Ta = 25^\circ\text{C}$




Figure 2.17 Voltage dependency in high-speed mode (reference data)

2.3.2 Clock Timing

Table 2.21 Clock timing (1 of 2)

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions	
EXTAL external clock input cycle time	t_{Xcyc}	50	-	-	ns	Figure 2.25	
EXTAL external clock input high pulse width	t_{XH}	20	-	-	ns		
EXTAL external clock input low pulse width	t_{XL}	20	-	-	ns		
EXTAL external clock rising time	t_{Xr}	-	-	5	ns		
EXTAL external clock falling time	t_{Xf}	-	-	5	ns		
EXTAL external clock input wait time ^{*1}	t_{EXWT}	0.3	-	-	μs	-	
EXTAL external clock input frequency	f_{EXTAL}	-	-	20	MHz	2.4 ≤ VCC ≤ 5.5	
		-	-	8		1.8 ≤ VCC < 2.4	
		-	-	1		1.6 ≤ VCC < 1.8	
Main clock oscillator oscillation frequency	f_{MAIN}	1	-	20	MHz	2.4 ≤ VCC ≤ 5.5	
		1	-	8		1.8 ≤ VCC < 2.4	
		1	-	4		1.6 ≤ VCC < 1.8	
LOCO clock oscillation frequency	f_{LOCO}	27.8528	32.768	37.6832	kHz	-	
LOCO clock oscillation stabilization time	t_{LOCO}	-	-	100	μs	Figure 2.26	
IWDT-dedicated clock oscillation frequency	f_{ILOCO}	12.75	15	17.25	kHz	-	
MOCO clock oscillation frequency	f_{MOCO}	6.8	8	9.2	MHz	-	
MOCO clock oscillation stabilization time	t_{MOCO}	-	-	1	μs	-	
HOCO clock oscillation frequency	f_{HOCO24}	23.64	24	24.36	MHz	Ta = -40 to -20°C 1.8 ≤ VCC ≤ 5.5	
		22.68	24	25.32		Ta = -40 to -85°C 1.6 ≤ VCC < 1.8	
		23.76	24	24.24		Ta = -20 to 85°C 1.8 ≤ VCC ≤ 5.5	
		23.52	24	24.48		Ta = 85 to 105°C 2.4 ≤ VCC ≤ 5.5	
	f_{HOCO32}	31.52	32	32.48	MHz	Ta = -40 to -20°C 1.8 ≤ VCC ≤ 5.5	
		30.24	32	33.76		Ta = -40 to 85°C 1.6 ≤ VCC < 1.8	
		31.68	32	32.32		Ta = -20 to 85°C 1.8 ≤ VCC ≤ 5.5	
		31.36	32	32.64		Ta = 85 to 105°C 2.4 ≤ VCC ≤ 5.5	
	f_{HOCO48} ^{*3}	47.28	48	48.72	MHz	Ta = -40 to -20°C 1.8 ≤ VCC ≤ 5.5	
		47.52	48	48.48		Ta = -20 to 85°C 1.8 ≤ VCC ≤ 5.5	
		47.04	48	48.96		Ta = -40 to 105°C 2.4 ≤ VCC ≤ 5.5	
	f_{HOCO64} ^{*4}	63.04	64	64.96	MHz	Ta = -40 to -20°C 2.4 ≤ VCC ≤ 5.5	
		63.36	64	64.64		Ta = -20 to 85°C 2.4 ≤ VCC ≤ 5.5	
		62.72	64	65.28		Ta = 85 to 105°C 2.4 ≤ VCC ≤ 5.5	
HOCO clock oscillation stabilization time ^{*5, *6}	Except low-voltage mode	t_{HOCO24}	-	-	37.1	μs	Figure 2.27
		t_{HOCO32}	-	-	43.3		
		t_{HOCO48}	-	-	80.6		
	Low-voltage mode	t_{HOCO24}	-	-	100.9		
Sub-clock oscillator oscillation frequency	f_{SUB}	-	32.768	-	kHz	-	

Note 1. The differences among lines in 1 LSB resolution are normalized by this value.

Note 2. The drive capability of the PWM delay generation circuit output port is middle drive.

2.3.8 CAC Timing

Table 2.32 CAC timing

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
CAC	$t_{Pcyc}^{*1} \leq t_{cac}^{*2}$	$4.5 \times t_{cac} + 3 \times t_{Pcyc}$	-	-	ns	-
		$5 \times t_{cac} + 6.5 \times t_{Pcyc}$	-	-	ns	

Note 1. t_{Pcyc} : PCLKB cycle.

Note 2. t_{cac} : CAC count clock source cycle.

2.3.9 SCI Timing

Table 2.33 SCI timing (1)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V

Parameter	Symbol	Min	Max	Unit ^{*1}	Test conditions	
SCI	Input clock cycle	Asynchronous	t_{Scyc}	4	t_{Pcyc}	
		Clock synchronous		6		
	Input clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}
	Input clock rise time		t_{SCKr}	-	20	ns
	Input clock fall time		t_{SCKf}	-	20	ns
	Output clock cycle	Asynchronous	t_{Scyc}	6	t_{Pcyc}	
		Clock synchronous		4		
	Output clock pulse width		t_{SCKW}	0.4	0.6	t_{Scyc}
	Output clock rise time	1.8V or above	t_{SCKr}	-	20	ns
		1.6V or above		-	30	
	Output clock fall time	1.8V or above	t_{SCKf}	-	20	ns
		1.6V or above		-	30	
	Transmit data delay (master)	1.8V or above	t_{TXD}	-	40	ns
		1.6V or above		-	45	
	Transmit data delay (slave)	2.7V or above		-	55	ns
		2.4V or above		-	60	
		1.8V or above		-	100	
		1.6V or above		-	125	
		2.7V or above		45	-	
	Receive data setup time (master)	2.4V or above		55	-	ns
		1.8V or above		90	-	
		1.6V or above		110	-	
		2.7V or above	t_{RXS}	40	-	ns
	Receive data setup time (slave)	1.6V or above		45	-	
		Clock synchronous	t_{RXH}	5	-	ns
	Receive data hold time (master)	Clock synchronous	t_{RXH}	40	-	ns
	Receive data hold time (slave)	Clock synchronous	t_{RXH}	40	-	ns

Note 1. t_{Pcyc} : PCLKB cycle.




Figure 2.45 SCI simple SPI mode timing (master, CKPH = 0)




Figure 2.46 SCI simple SPI mode timing (slave, CKPH = 1)




Figure 2.48 SCI simple IIC mode timing

2.3.10 SPI Timing

Table 2.36 SPI timing (1 of 2)

Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter			Symbol	Min	Max	Unit ^{*1}	Test conditions	
SPI	RSPCK clock cycle	Master	t_{SPCyc}	2	4096	t_{Pcyc}	Figure 2.49 $C = 30\text{pF}$	
		Slave		6	4096			
	RSPCK clock high pulse width	Master	t_{SPCKWH}	$(t_{SPCyc} - t_{SPCKR} - t_{SPCKF}) / 2 - 3$	-	ns		
		Slave		$3 \times t_{Pcyc}$	-			
	RSPCK clock low pulse width	Master	t_{SPCKWL}	$(t_{SPCyc} - t_{SPCKR} - t_{SPCKF}) / 2 - 3$	-	ns		
		Slave		$3 \times t_{Pcyc}$	-			
	RSPCK clock rise and fall time	Output	t_{SPCKR}, t_{SPCKF}	2.7V or above	10	ns	Figure 2.49 $C = 30\text{pF}$	
		2.4V or above		-	15			
		1.8V or above		-	20			
		1.6V or above		-	30			
		Input		-	1	μs		

2.3.11 IIC Timing


Table 2.37 IIC timing

Conditions: VCC = AVCC0 = 2.7 to 5.5 V

Parameter	Symbol	Min*1	Max	Unit	Test conditions
IIC (standard mode, SMBus)	SCL input cycle time	t_{SCL}	$6(12) \times t_{IICcyc} + 1300$	-	ns
	SCL input high pulse width	t_{SCLH}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL input low pulse width	t_{SCLL}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL, SDA input rise time	t_{Sr}	-	1000	ns
	SCL, SDA input fall time	t_{Sf}	-	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1(4) \times t_{IICcyc}$	ns
	SDA input bus free time (When wakeup function is disabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SDA input bus free time (When wakeup function is enabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is disabled)	t_{STAH}	$t_{IICcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is enabled)	t_{STAH}	$1(5) \times t_{IICcyc} + t_{Pcyc} + 300$	-	ns
	Repeated START condition input setup time	t_{STAS}	1000	-	ns
	STOP condition input setup time	t_{STOS}	1000	-	ns
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	-	ns
	Data input hold time	t_{SDAH}	0	-	ns
	SCL, SDA capacitive load	C_b	-	400	pF
IIC (Fast mode)	SCL input cycle time	t_{SCL}	$6(12) \times t_{IICcyc} + 600$	-	ns
	SCL input high pulse width	t_{SCLH}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL input low pulse width	t_{SCLL}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SCL, SDA input rise time	t_{Sr}	-	300	ns
	SCL, SDA input fall time	t_{Sf}	-	300	ns
	SCL, SDA input spike pulse removal time	t_{SP}	0	$1(4) \times t_{IICcyc}$	ns
	SDA input bus free time (When wakeup function is disabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 300$	-	ns
	SDA input bus free time (When wakeup function is enabled)	t_{BUF}	$3(6) \times t_{IICcyc} + 4 \times t_{Pcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is disabled)	t_{STAH}	$t_{IICcyc} + 300$	-	ns
	START condition input hold time (When wakeup function is enabled)	t_{STAH}	$1(5) \times t_{IICcyc} + t_{Pcyc} + 300$	-	ns
	Repeated START condition input setup time	t_{STAS}	300	-	ns
	STOP condition input setup time	t_{STOS}	300	-	ns
	Data input setup time	t_{SDAS}	$t_{IICcyc} + 50$	-	ns
	Data input hold time	t_{SDAH}	0	-	ns
	SCL, SDA capacitive load	C_b	-	400	pF

Note: t_{IICcyc} : IIC internal reference clock (IIC ϕ) cycle, t_{Pcyc} : PCLKB cycle

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

Figure 2.56 I²C bus interface input/output timing

2.3.12 CLKOUT Timing

Table 2.38 CLKOUT timing

Parameter		Symbol	Min	Max	Unit	Test conditions
CLKOUT	CLKOUT pin output cycle*1	VCC = 2.7 V or above	t _{Cyc}	62.5	-	ns
		VCC = 1.8 V or above		125	-	
		VCC = 1.6 V or above		250	-	
	CLKOUT pin high pulse width*2	VCC = 2.7 V or above	t _{CH}	15	-	ns
		VCC = 1.8 V or above		30	-	
		VCC = 1.6 V or above		150	-	
	CLKOUT pin low pulse width*2	VCC = 2.7 V or above	t _{CL}	15	-	ns
		VCC = 1.8 V or above		30	-	
		VCC = 1.6 V or above		150	-	
	CLKOUT pin output rise time	VCC = 2.7 V or above	t _{Cr}	-	12	ns
		VCC = 1.8 V or above		-	25	
		VCC = 1.6 V or above		-	50	
	CLKOUT pin output fall time	VCC = 2.7 V or above	t _{cf}	-	12	ns
		VCC = 1.8 V or above		-	25	
		VCC = 1.6 V or above		-	50	

Note 1. When the EXTAL external clock input or an oscillator divided by 1 (the CKOCR.CKOSEL[2:0] bits are 011b and the CKOCR.CKODIV[2:0] bits are 000b) is used for output from CLKOUT, specifications in Table 2.38 should be satisfied with 45% to 55% of input duty cycle.

Note 2. When MOCO is selected as the clock output source (the CKOCR.CKOSEL[2:0] bits are 001b), set the clock output division ratio to 2 (the CKOCR.CKODIV[2:0] bits are 001b).

2.5 ADC14 Characteristics




Figure 2.61 AVCC0 to VREFH0 voltage range

Table 2.41 A/D conversion characteristics (1) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 4.5 to 5.5 V, VREFH0 = 4.5 to 5.5 V, VSS = AVSS0 = VREFL0 = 0V

Reference voltage range applied to the VREFH0 and VREFL0.

Parameter		Min	Typ	Max	Unit	Test Conditions	
Frequency		1	-	64	MHz	-	
Analog input capacitance	Cs	-	-	15	pF	High-precision channel	
		-	-	30	pF	Normal-precision channel	
Analog input resistance	Rs	-	-	2.5	kΩ	-	
Analog input voltage range	Ain	0	-	VREFH0	V	-	
12-bit mode							
Resolution		-	-	12	Bit	-	
Conversion time* ¹ (Operation at PCLKD = 64 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.70	-	-	μs	High-precision channel ADCSR.ADHS = 0 ADSSTRn.SST[7:0] = 0Dh	
		1.13	-	-	μs	Normal-precision channel ADCSR.ADHS = 0 ADSSTRn.SST[7:0] = 28h	
Offset error		-	±0.5	±4.5	LSB	High-precision channel	
		-		±6.0	LSB	Other than above	
Full-scale error		-	±0.75	±4.5	LSB	High-precision channel	
		-		±6.0	LSB	Other than above	
Quantization error		-	±0.5	-	LSB	-	
Absolute accuracy		-	±1.25	±5.0	LSB	High-precision channel	
		-		±8.0	LSB	Other than above	
DNL differential nonlinearity error		-	±1.0	-	LSB	-	
INL integral nonlinearity error		-	±1.0	±3.0	LSB	-	
14-bit mode							
Resolution		-	-	14	Bit	-	
Conversion time* ¹ (Operation at PCLKD = 64 MHz)	Permissible signal source impedance Max. = 0.3 kΩ	0.80	-	-	μs	High-precision channel ADCSR.ADHS = 0 ADSSTRn.SST[7:0] = 0Dh	
		1.22	-	-	μs	Normal-precision channel ADCSR.ADHS = 0 ADSSTRn.SST[7:0] = 28h	

Table 2.46 A/D conversion characteristics (6) in low-power A/D conversion mode (2 of 2)

Conditions: VCC = AVCC0 = 1.8 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V), VREFH0 = 1.8 to 5.5 V, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test Conditions
Offset error	-	± 4.0	± 30.0	LSB	High-precision channel
			± 40.0	LSB	Other than above
Full-scale error	-	± 6.0	± 30.0	LSB	High-precision channel
			± 40.0	LSB	Other than above
Quantization error	-	± 0.5	-	LSB	-
Absolute accuracy	-	± 12.0	± 32.0	LSB	High-precision channel
			± 48.0	LSB	Other than above
DNL differential nonlinearity error	-	± 4.0	-	LSB	-
INL integral nonlinearity error	-	± 4.0	± 12.0	LSB	-

Note: The characteristics apply when no pin functions other than 14-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Table 2.47 A/D conversion characteristics (7) in low-power A/D conversion mode (1 of 2)

Conditions: VCC = AVCC0 = 1.6 to 5.5 V (AVCC0 = VCC when VCC < 2.0 V), VREFH0 = 1.6 to 5.5 V, VSS = AVSS0 = VREFL0 = 0 V
Reference voltage range applied to the VREFH0 and VREFL0.

Parameter	Min	Typ	Max	Unit	Test Conditions
Frequency	1	-	4	MHz	-
Analog input capacitance	Cs	-	-	15	pF
		-	-	30	pF
Analog input resistance	Rs	-	-	2.5	kΩ
Analog input voltage range	Ain	0	-	VREFH0	V
12-bit mode					
Resolution	-	-	12	Bit	-
Conversion time* ¹ (Operation at PCLKD = 4 MHz)	Permissible signal source impedance Max. = 9.9 kΩ	13.5	-	-	μs High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		20.25	-	-	μs Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h
Offset error	-	± 1.0	± 7.5	LSB	High-precision channel
			± 10.0	LSB	Other than above
Full-scale error	-	± 1.5	± 7.5	LSB	High-precision channel
			± 10.0	LSB	Other than above
Quantization error	-	± 0.5	-	LSB	-
Absolute accuracy	-	± 3.0	± 8.0	LSB	High-precision channel
			± 12.0	LSB	Other than above
DNL differential nonlinearity error	-	± 1.0	-	LSB	-
INL integral nonlinearity error	-	± 1.0	± 3.0	LSB	-
14-bit mode					
Resolution	-	-	14	Bit	-
Conversion time* ¹ (Operation at PCLKD = 4 MHz)	Permissible signal source impedance Max. = 9.9 kΩ	15.0	-	-	μs High-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 0Dh
		21.75	-	-	μs Normal-precision channel ADCSR.ADHSC = 1 ADSSTRn.SST[7:0] = 28h




Figure 2.62 Illustration of 14-bit A/D converter characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage $V_{REFH0} = 3.072$ V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If analog input voltage is 6 mV, an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 003h to 00Dh, though an output code of 008h can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.




Figure 2.66 Voltage detection circuit timing (V_{det0})




Figure 2.67 Voltage detection circuit timing (V_{det1})

Table 2.61 Code flash characteristics (3)

Middle-speed operating mode

Conditions: VCC = AVCC0 = 1.8 to 5.5 V, Ta = -40 to +85°C

Parameter	Symbol	ICLK = 1 MHz			ICLK = 8 MHz			Unit
		Min	Typ	Max	Min	Typ	Max	
Programming time	t _{P4}	-	157	1411	-	101	966	μs
Erasure time	t _{E1K}	-	9.10	289	-	6.10	228	ms
Blank check time	t _{BC4}	-	-	87.7	-	-	52.5	μs
	t _{BC1K}	-	-	1930	-	-	414	μs
Erase suspended time	t _{SED}	-	-	32.7	-	-	21.6	μs
Startup area switching setting time	t _{SAS}	-	22.8	592	-	14.2	465	ms
Access window time	t _{AWS}	-	22.8	592	-	14.2	465	ms
OCD/serial programmer ID setting time	t _{OSIS}	-	22.8	592	-	14.2	465	ms
Flash memory mode transition wait time 1	t _{DIS}	2	-	-	2	-	-	μs
Flash memory mode transition wait time 2	t _{MS}	720	-	-	720	-	-	ns

Note 1. Does not include the time until each operation of the flash memory is started after instructions are executed by the software.

Note 2. The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 3. The frequency accuracy of ICLK must be ±3.5% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

2.13.2 Data Flash Memory Characteristics

Table 2.62 Data flash characteristics (1)

Parameter	Symbol	Min	Typ	Max	Unit	Conditions
Reprogramming/erasure cycle*1	N _{DPEC}	100000	1000000	-	Times	-
Data hold time	After 10000 times of N _{DPEC}	t _{DDRP}	20*2, *3	-	Year	Ta = +85°C
	After 100000 times of N _{DPEC}		5*2, *3	-	Year	
	After 1000000 times of N _{DPEC}		-	1*2, *3	Year	Ta = +25°C

Note 1. The reprogram/erase cycle is the number of erasure for each block. When the reprogram/erase cycle is n times (n = 100,000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1,000 times for different addresses in 1-byte blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled. (overwriting is prohibited.)

Note 2. Characteristics when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. These results are obtained from reliability testing.

Appendix 1.Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in “Packages” on the Renesas Electronics Corporation website.




Figure 1.1 LQFP 64-pin