

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	AVR
Core Size	32-Bit Single-Core
Speed	66MHz
Connectivity	EBI/EMI, I ² C, IrDA, Memory Card, SPI, SSC, UART/USART, USB OTG
Peripherals	Brown-out Detect/Reset, DMA, POR, WDT
Number of I/O	110
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	128K x 8
Voltage - Supply (Vcc/Vdd)	1.75V ~ 3.6V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	144-LQFP
Supplier Device Package	144-LQFP (20x20)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/at32uc3a364s-alut

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

3. Package and Pinout

3.1 Package

The device pins are multiplexed with peripheral functions as described in the Peripheral Multiplexing on I/O Line section.

Figure 3-1. TFBGA144 Pinout (top view)

	1	2	3	4	5	6	7	8	9	10	11	12
Α	O PX40	O PB00	O PA28	O PA27	O PB03	O PA29	O PC02	O PC04	O PC05		O DMHS (O JSB_VBUS
В	O PX10	O PB11	O PA31	O PB02		O PB04	O PC03			O DMFS		O PA09
С	O PX09	O PX35	GNDIO	O PB01	O PX16	O PX13	O PA30	O PB08	O DPFS		O PA08	O PA10
D	O PX08	O PX37	O PX36	O PX47	O PX19	O PX12	O PB10	O PA02	O PA26	O PA11	O PB07	O PB06
E	O PX38		O PX54	O PX53		O PX15	O PB09		O PA25	O PA07		O PA12
F	O PX39	O PX07	O PX06	O PX49	O PX48	GNDIO	GNDIO	O PA06	O PA04	O PA05	O PA13	O PA16
G	O PX00	O PX05	O PX59	O PX50	O PX51	GNDIO	GNDIO	O PA23	O PA24	O PA03	O PA00	O PA01
н	O PX01		O PX58	O PX57		O PC01	O PA17		O PA21	O PA22		O PB05
J	O PX04	O PX02	O PX34	O PX56	O PX55	O PA14	O PA15	O PA19	O PA20	O TMS	O TDO	O RESET_N
K	O PX03	O PX44	GNDIO	O PX46	O PC00	O PX17	O PX52	O PA18	O PX27	GNDIO	O PX29	Отск
L	O PX11	GNDIO	O PX45	O PX20		O PX18	O PX43		O PX26	O PX28	GNDANA	O TDI
M	O PX22	O PX41	O PX42	O PX14	O PX21	O PX23	O PX24	O PX25	O PX32	O PX31	O PX30	O PX33



 Table 3-1.
 GPIO Controller Function Multiplexing

				G			GPIO function			
				Р		PIN				
BGA	QFP	BGA		I		Type		_		_
144	144	100	PIN	0	Supply	(2)	A	В	C	D
C7	14	A4	PA30	30	VDDIO	x1	MCI - DATA[1]	USART3 - CLK	DMACA - DMAACK[0]	MSI - DATA[1]
B3	29	C2	PA31	31	VDDIO	x1	MCI - DATA[2]	USART2 - RXD	DMACA - DMARQ[0]	MSI - DATA[2]
A2	30	B1	PB00	32	VDDIO	x1	MCI - DATA[3]	USART2 - TXD	ADC - TRIGGER	MSI - DATA[3]
C4	27	B2	PB01	33	VDDIO	x1	MCI - DATA[4]	ABDAC - DATA[1]	EIC - SCAN[0]	MSI - INS
B4	25	B3	PB02	34	VDDIO	x1	MCI - DATA[5]	ABDAC - DATAN[1]	EIC - SCAN[1]	
A5	24	C4	PB03	35	VDDIO	x1	MCI - DATA[6]	USART2 - CLK	EIC - SCAN[2]	
B6	22	A3	PB04	36	VDDIO	x1	MCI - DATA[7]	USART3 - RXD	EIC - SCAN[3]	
H12	121	F7 ⁽¹⁾	PB05	37	VDDIO	x3	USB - ID	TC0 - A0	EIC - SCAN[4]	
D12	134	D7	PB06	38	VDDIO	x1	USB - VBOF	TC0 - B0	EIC - SCAN[5]	
D11	135	D6	PB07	39	VDDIO	x3	SPI1 - SPCK	SSC - TX_CLOCK	EIC - SCAN[6]	
C8	11	C6	PB08	40	VDDIO	x2	SPI1 - MISO	SSC - TX_DATA	EIC - SCAN[7]	
E7	17	C5	PB09	41	VDDIO	x2	SPI1 - NPCS[0]	SSC - RX_DATA	EBI - NCS[4]	
D7	16	D5	PB10	42	VDDIO	x2	SPI1 - MOSI	SSC - RX_FRAME_SYNC	EBI - NCS[5]	
B2	31	C1	PB11	43	VDDIO	x1	USART1 - RXD	SSC - TX_FRAME_SYNC	PM - GCLK[1]	
K5	98	K5 ⁽¹⁾	PC00	45	VDDIO	x1				
H6	99	K6	PC01	46	VDDIO	x1				
A7	18	A5	PC02	47	VDDIO	x1				
B7	19	A6	PC03	48	VDDIO	x1				
A8	13	B7	PC04	49	VDDIO	x1				
A9	12	A7	PC05	50	VDDIO	x1				
G1	55	G4	PX00	51	VDDIO	x2	EBI - DATA[10]	USART0 - RXD	USART1 - RI	
H1	59	G2	PX01	52	VDDIO	x2	EBI - DATA[9]	USART0 - TXD	USART1 - DTR	
J2	62	G3	PX02	53	VDDIO	x2	EBI - DATA[8]	USART0 - CTS	PM - GCLK[0]	
К1	63	J1	PX03	54	VDDIO	x2	EBI - DATA[7]	USART0 - RTS		
J1	60	H1	PX04	55	VDDIO	x2	EBI - DATA[6]	USART1 - RXD		
G2	58	G1	PX05	56	VDDIO	x2	EBI - DATA[5]	USART1 - TXD		
E3	53	F3	PX06	57	VDDIO	x2	EBI - DATA[4]	USART1 - CTS		
F2	54	F4	PX07	58	VDDIO	x2	EBI - DATA[3]	USART1 - RTS		
D1	50	F3	PX08	59	VDDIO	x2	EBI - DATA[2]	USART3 - RXD		
C1	10	E4	PX00	60	VDDIO	×2	EBI - DATA[1]			
D1			DV10	61	VDDIO	×2				
	57			60	VDDIO	×2				
	0/	N/ ···		62	VDDIO	X2				
00	34		PX12	03		×2				
C6	33	D3	PX13	64	VDDIO	x2	EBI - NRD	USAR12-RIS	MCI - CLK	
M4	68	K5 ⁽¹⁾	PX14	65	VDDIO	x2	EBI - NCS[1]		1C0 - A0	
E6	40	K4 ⁽¹⁾	PX15	66	VDDIO	x2	EBI - ADDR[19]	USART3 - RTS	TC0 - B0	
C5	32	D4 ⁽¹⁾	PX16	67	VDDIO	x2	EBI - ADDR[18]	USART3 - CTS	TC0 - A1	
K6	83	J10 ⁽¹⁾	PX17	68	VDDIO	x2	EBI - ADDR[17]	DMACA - DMARQ[1]	TC0 - B1	



Table 3-1.	GPIO Controller Function Multiplexing
------------	---------------------------------------

				G						
				Р		PIN				
BGA	QFP	BGA		I		Туре				
144	144	100	PIN	0	Supply	(2)	Α	В	С	D
J4	78		PX56	107	VDDIO	x2	EBI - ADDR[21]	EIC - SCAN[2]	USART2 - TXD	
H4	76		PX57	108	VDDIO	x2	EBI - ADDR[20]	EIC - SCAN[1]	USART3 - RXD	
H3	57		PX58	109	VDDIO	x2	EBI - NCS[0]	EIC - SCAN[0]	USART3 - TXD	
G3	56	F1 ⁽¹⁾	PX59	110	VDDIO	x2	EBI - NANDWE		MCI - CMD[1]	

Note: 1. Those balls are physically connected to 2 GPIOs. Software must managed carrefully the GPIO configuration to avoid electrical conflict.

2. Refer to "Electrical Characteristics" on page 40 for a description of the electrical properties of the pad types used..

3.2.2 Peripheral Functions

Each GPIO line can be assigned to one of several peripheral functions. The following table describes how the various peripheral functions are selected. The last listed function has priority in case multiple functions are enabled on the same pin.

Table 3-2. Peripheral Functions

Function	Description
GPIO Controller Function multiplexing	GPIO and GPIO peripheral selection A to D
Nexus OCD AUX port connections	OCD trace system
JTAG port connections	JTAG debug port
Oscillators	OSC0, OSC1, OSC32

3.2.3 Oscillator Pinout

The oscillators are not mapped to the normal GPIO functions and their muxings are controlled by registers in the Power Mananger (PM). Please refer to the PM chapter for more information about this.

TFBGA144	QFP144	VFBGA100	Pin name	Oscillator pin
A7	18	A5	PC02	XIN0
B7	19	A6	PC03	XOUT0
A8	13	B7	PC04	XIN1
A9	12	A7	PC05	XOUT1
K5	98	K5 ⁽¹⁾	PC00	XIN32
H6	99	K6	PC01	XOUT32

Table 3-3.Oscillator Pinout

Note: 1. This ball is physically connected to 2 GPIOs. Software must managed carrefully the GPIO configuration to avoid electrical conflict



3.2.4 JTAG port connections

Table 3-4.	JTAG Pinout
------------	-------------

TFBGA144	QFP144	VFBGA100	Pin name	JTAG pin
K12	107	K9	ТСК	тск
L12	108	K8	TDI	TDI
J11	105	J8	TDO	TDO
J10	104	H7	TMS	TMS

3.2.5 Nexus OCD AUX port connections

If the OCD trace system is enabled, the trace system will take control over a number of pins, irrespective of the GPIO configuration. Three differents OCD trace pin mappings are possible, depending on the configuration of the OCD AXS register. For details, see the AVR32 UC Technical Reference Manual.

 Table 3-5.
 Nexus OCD AUX port connections

Pin	AXS=0	AXS=1	AXS=2
EVTI_N	PB05	PA08	PX00
MDO[5]	PA00	PX56	PX06
MDO[4]	PA01	PX57	PX05
MDO[3]	PA03	PX58	PX04
MDO[2]	PA16	PA24	PX03
MDO[1]	PA13	PA23	PX02
MDO[0]	PA12	PA22	PX01
MSEO[1]	PA10	PA07	PX08
MSEO[0]	PA11	PX55	PX07
МСКО	PB07	PX00	PB09
EVTO_N	PB06	PB06	PB06



3.3 Signal Descriptions

The following table gives details on signal name classified by peripheral.



Signal Name	Function	Туре	Active Level	Comments					
Power									
VDDIO	I/O Power Supply	Power		3.0 to 3.6V					
VDDANA	Analog Power Supply	Power		3.0 to 3.6V					
VDDIN	Voltage Regulator Input Supply	Power		3.0 to 3.6V					
VDDCORE	Voltage Regulator Output for Digital Supply	Power Output		1.65 to 1.95 V					
GNDANA	Analog Ground	Ground							
GNDIO	I/O Ground	Ground							
GNDCORE	Digital Ground	Ground							
GNDPLL	PLL Ground	Ground							
Clocks, Oscillators, and PLL's									
XIN0, XIN1, XIN32	Crystal 0, 1, 32 Input	Analog							
XOUT0, XOUT1, XOUT32	Crystal 0, 1, 32 Output	Analog							
	JTAG								
тск	Test Clock	Input							
ТОІ	Test Data In	Input							
TDO	Test Data Out	Output							
TMS	Test Mode Select	Input							
	Auxiliary Port -	AUX							
МСКО	Trace Data Output Clock	Output							
MDO[5:0]	Trace Data Output	Output							
MSEO[1:0]	Trace Frame Control	Output							
EVTI_N	Event In	Input	Low						
EVTO_N	Event Out	Output	Low						
	Power Manager	- PM							
GCLK[3:0]	Generic Clock Pins	Output							



Table 3-6.Signal Description List

Signal Name	Function	Туре	Active Level	Comments
RESET_N	Reset Pin	Input	Low	
	DMA Controller - DMAC	A (optional))	
DMAACK[1:0]	DMA Acknowledge	Output		
DMARQ[1:0]	DMA Requests	Input		
	External Interrupt Con	troller - EIC		
EXTINT[7:0]	External Interrupt Pins	Input		
SCAN[7:0]	Keypad Scan Pins	Output		
NMI	Non-Maskable Interrupt Pin	Input	Low	
	General Purpose Input/Output pin - GP	IOA, GPIOB	, GPIOC, GI	PIOX
PA[31:0]	Parallel I/O Controller GPIO port A	I/O		
PB[11:0]	Parallel I/O Controller GPIO port B	I/O		
PC[5:0]	Parallel I/O Controller GPIO port C	I/O		
PX[59:0]	Parallel I/O Controller GPIO port X	I/O		
	External Bus Interfa	ace - EBI		
ADDR[23:0]	Address Bus	Output		
CAS	Column Signal	Output	Low	
CFCE1	Compact Flash 1 Chip Enable	Output	Low	
CFCE2	Compact Flash 2 Chip Enable	Output	Low	
CFRNW	Compact Flash Read Not Write	Output		
DATA[15:0]	Data Bus	I/O		
NANDOE	NAND Flash Output Enable	Output	Low	
NANDWE	NAND Flash Write Enable	Output	Low	
NCS[5:0]	Chip Select	Output	Low	
NRD	Read Signal	Output	Low	
NWAIT	External Wait Signal	Input	Low	
NWE0	Write Enable 0	Output	Low	
NWE1	Write Enable 1	Output	Low	
RAS	Row Signal	Output	Low	



3.4 I/O Line Considerations

3.4.1 JTAG Pins

TMS and TDI pins have pull-up resistors. TDO pin is an output, driven at up to VDDIO, and has no pull-up resistor.

3.4.2 RESET_N Pin

The RESET_N pin is a schmitt input and integrates a permanent pull-up resistor to VDDIO. As the product integrates a power-on reset cell, the RESET_N pin can be left unconnected in case no reset from the system needs to be applied to the product.

3.4.3 TWI Pins

When these pins are used for TWI, the pins are open-drain outputs with slew-rate limitation and inputs with inputs with spike filtering. When used as GPIO pins or used for other peripherals, the pins have the same characteristics as other GPIO pins.

3.4.4 GPIO Pins

All the I/O lines integrate a programmable pull-up resistor. Programming of this pull-up resistor is performed independently for each I/O line through the I/O Controller. After reset, I/O lines default as inputs with pull-up resistors disabled, except when indicated otherwise in the column "Reset State" of the I/O Controller multiplexing tables.



3.5 Power Considerations

3.5.1 Power Supplies

The AT32UC3A3 has several types of power supply pins:

- VDDIO: Powers I/O lines. Voltage is 3.3 V nominal
- VDDANA: Powers the ADC. Voltage is 3.3V nominal
- VDDIN: Input voltage for the voltage regulator. Voltage is 3.3V nominal
- VDDCORE: Output voltage from regulator for filtering purpose and provides the supply to the core, memories, and peripherals. Voltage is 1.8V nominal

The ground pin GNDCORE is common to VDDCORE and VDDIN. The ground pin for VDDANA is GNDANA. The ground pins for VDDIO are GNDIO.

Refer to Electrical Characteristics chapter for power consumption on the various supply pins.

3.5.2 Voltage Regulator

The AT32UC3A3 embeds a voltage regulator that converts from 3.3V to 1.8V with a load of up to 100 mA. The regulator takes its input voltage from VDDIN, and supplies the output voltage on VDDCORE and powers the core, memories and peripherals.

Adequate output supply decoupling is mandatory for VDDCORE to reduce ripple and avoid oscillations.

The best way to achieve this is to use two capacitors in parallel between VDDCORE and GNDCORE:

- One external 470pF (or 1nF) NPO capacitor (COUT1) should be connected as close to the chip as possible.
- One external 2.2µF (or 3.3µF) X7R capacitor (COUT2).

Adequate input supply decoupling is mandatory for VDDIN in order to improve startup stability and reduce source voltage drop.

The input decoupling capacitor should be placed close to the chip, e.g., two capacitors can be used in parallel (1nF NPO and 4.7μ F X7R).



For decoupling recommendations for VDDIO and VDDANA please refer to the Schematic checklist.



All interrupt levels are by default disabled when debug state is entered, but they can individually be switched on by the monitor routine by clearing the respective mask bit in the status register.

Debug state can be entered as described in the AVR32UC Technical Reference Manual.

Debug state is exited by the *retd* instruction.

4.4.4 System Registers

The system registers are placed outside of the virtual memory space, and are only accessible using the privileged *mfsr* and *mtsr* instructions. The table below lists the system registers specified in the AVR32 architecture, some of which are unused in AVR32UC. The programmer is responsible for maintaining correct sequencing of any instructions following a *mtsr* instruction. For detail on the system registers, refer to the *AVR32UC Technical Reference Manual*.

	Oystern Reg	JI31013	
Reg #	Address	Name	Function
0	0	SR	Status Register
1	4	EVBA	Exception Vector Base Address
2	8	ACBA	Application Call Base Address
3	12	CPUCR	CPU Control Register
4	16	ECR	Exception Cause Register
5	20	RSR_SUP	Unused in AVR32UC
6	24	RSR_INT0	Unused in AVR32UC
7	28	RSR_INT1	Unused in AVR32UC
8	32	RSR_INT2	Unused in AVR32UC
9	36	RSR_INT3	Unused in AVR32UC
10	40	RSR_EX	Unused in AVR32UC
11	44	RSR_NMI	Unused in AVR32UC
12	48	RSR_DBG	Return Status Register for Debug mode
13	52	RAR_SUP	Unused in AVR32UC
14	56	RAR_INT0	Unused in AVR32UC
15	60	RAR_INT1	Unused in AVR32UC
16	64	RAR_INT2	Unused in AVR32UC
17	68	RAR_INT3	Unused in AVR32UC
18	72	RAR_EX	Unused in AVR32UC
19	76	RAR_NMI	Unused in AVR32UC
20	80	RAR_DBG	Return Address Register for Debug mode
21	84	JECR	Unused in AVR32UC
22	88	JOSP	Unused in AVR32UC
23	92	JAVA_LV0	Unused in AVR32UC
24	96	JAVA_LV1	Unused in AVR32UC
25	100	JAVA_LV2	Unused in AVR32UC

Table 4-3.System Registers



	Oystem Re		4)
Reg #	Address	Name	Function
26	104	JAVA_LV3	Unused in AVR32UC
27	108	JAVA_LV4	Unused in AVR32UC
28	112	JAVA_LV5	Unused in AVR32UC
29	116	JAVA_LV6	Unused in AVR32UC
30	120	JAVA_LV7	Unused in AVR32UC
31	124	JTBA	Unused in AVR32UC
32	128	JBCR	Unused in AVR32UC
33-63	132-252	Reserved	Reserved for future use
64	256	CONFIG0	Configuration register 0
65	260	CONFIG1	Configuration register 1
66	264	COUNT	Cycle Counter register
67	268	COMPARE	Compare register
68	272	TLBEHI	Unused in AVR32UC
69	276	TLBELO	Unused in AVR32UC
70	280	PTBR	Unused in AVR32UC
71	284	TLBEAR	Unused in AVR32UC
72	288	MMUCR	Unused in AVR32UC
73	292	TLBARLO	Unused in AVR32UC
74	296	TLBARHI	Unused in AVR32UC
75	300	PCCNT	Unused in AVR32UC
76	304	PCNT0	Unused in AVR32UC
77	308	PCNT1	Unused in AVR32UC
78	312	PCCR	Unused in AVR32UC
79	316	BEAR	Bus Error Address Register
80	320	MPUAR0	MPU Address Register region 0
81	324	MPUAR1	MPU Address Register region 1
82	328	MPUAR2	MPU Address Register region 2
83	332	MPUAR3	MPU Address Register region 3
84	336	MPUAR4	MPU Address Register region 4
85	340	MPUAR5	MPU Address Register region 5
86	344	MPUAR6	MPU Address Register region 6
87	348	MPUAR7	MPU Address Register region 7
88	352	MPUPSR0	MPU Privilege Select Register region 0
89	356	MPUPSR1	MPU Privilege Select Register region 1
90	360	MPUPSR2	MPU Privilege Select Register region 2
91	364	MPUPSR3	MPU Privilege Select Register region 3

 Table 4-3.
 System Registers (Continued)



status register. Upon entry into Debug mode, hardware sets the SR[D] bit and jumps to the Debug Exception handler. By default, Debug mode executes in the exception context, but with dedicated Return Address Register and Return Status Register. These dedicated registers remove the need for storing this data to the system stack, thereby improving debuggability. The mode bits in the status register can freely be manipulated in Debug mode, to observe registers in all contexts, while retaining full privileges.

Debug mode is exited by executing the *retd* instruction. This returns to the previous context.

4.5.5 Entry Points for Events

Several different event handler entry points exists. In AVR32UC, the reset address is 0x8000_0000. This places the reset address in the boot flash memory area.

TLB miss exceptions and *scall* have a dedicated space relative to EVBA where their event handler can be placed. This speeds up execution by removing the need for a jump instruction placed at the program address jumped to by the event hardware. All other exceptions have a dedicated event routine entry point located relative to EVBA. The handler routine address identifies the exception source directly.

AVR32UC uses the ITLB and DTLB protection exceptions to signal a MPU protection violation. ITLB and DTLB miss exceptions are used to signal that an access address did not map to any of the entries in the MPU. TLB multiple hit exception indicates that an access address did map to multiple TLB entries, signalling an error.

All external interrupt requests have entry points located at an offset relative to EVBA. This autovector offset is specified by an external Interrupt Controller. The programmer must make sure that none of the autovector offsets interfere with the placement of other code. The autovector offset has 14 address bits, giving an offset of maximum 16384 bytes.

Special considerations should be made when loading EVBA with a pointer. Due to security considerations, the event handlers should be located in non-writeable flash memory, or optionally in a privileged memory protection region if an MPU is present.

If several events occur on the same instruction, they are handled in a prioritized way. The priority ordering is presented in Table 4-4. If events occur on several instructions at different locations in the pipeline, the events on the oldest instruction are always handled before any events on any younger instruction, even if the younger instruction has events of higher priority than the oldest instruction. An instruction B is younger than an instruction A if it was sent down the pipeline later than A.

The addresses and priority of simultaneous events are shown in Table 4-4. Some of the exceptions are unused in AVR32UC since it has no MMU, coprocessor interface, or floating-point unit.



AT32UC3A3

		Size	Size	Size
Device	Start Address	AT32UC3A3256S AT32UC3A3256 AT32UC3A4256S AT32UC3A4256	AT32UC3A3128S AT32UC3A3128 AT32UC3A4128S AT32UC3A4128	AT32UC3A364S AT32UC3A364 AT32UC3A464S AT32UC3A464
		AI32003A4230	AI 32003A4126	AT32003A404
HRAMC0	0xFF000000	32KByte	32KByte	32KByte
HRAMC1	0xFF008000	32KByte	32KByte	32KByte
HSB-PB Bridge A	0xFFFF0000	64KByte	64KByte	64KByte
HSB-PB Bridge B	0xFFFE0000	64KByte	64KByte	64KByte

 Table 5-1.
 AT32UC3A3A4 Physical Memory Map

5.3 Peripheral Address Map

Table 5-2. Peripheral Address Mapping

Address		Peripheral Name
0xFF100000	DMACA	DMA Controller - DMACA
0xFFFD0000	AES	Advanced Encryption Standard - AES
0xFFFE0000	USB	USB 2.0 Device and Host Interface - USB
0xFFFE1000	HMATRIX	HSB Matrix - HMATRIX
0xFFFE1400	FLASHC	Flash Controller - FLASHC
0xFFFE1C00	SMC	Static Memory Controller - SMC
0xFFFE2000	SDRAMC	SDRAM Controller - SDRAMC
0xFFFE2400	ECCHRS	Error code corrector Hamming and Reed Solomon - ECCHRS
0xFFFE2800	BUSMON	Bus Monitor module - BUSMON
0xFFFE4000	MCI	Mulitmedia Card Interface - MCI
0xFFFE8000	MSI	Memory Stick Interface - MSI
0xFFFF0000	PDCA	Peripheral DMA Controller - PDCA
0xFFFF0800	INTC	Interrupt controller - INTC



 Table 5-2.
 Peripheral Address Mapping

0xFFFF5000	TWIS0	Two-wire Slave Interface - TWIS0
0xFFFF5400	TWIS1	Two-wire Slave Interface - TWIS1

5.4 CPU Local Bus Mapping

Some of the registers in the GPIO module are mapped onto the CPU local bus, in addition to being mapped on the Peripheral Bus. These registers can therefore be reached both by accesses on the Peripheral Bus, and by accesses on the local bus.

Mapping these registers on the local bus allows cycle-deterministic toggling of GPIO pins since the CPU and GPIO are the only modules connected to this bus. Also, since the local bus runs at CPU speed, one write or read operation can be performed per clock cycle to the local busmapped GPIO registers.

The following GPIO registers are mapped on the local bus:

 Table 5-3.
 Local Bus Mapped GPIO Registers

Port	Register	Mode	Local Bus Address	Access
0	Output Driver Enable Register (ODER)	WRITE	0x40000040	Write-only
		SET	0x40000044	Write-only
		CLEAR	0x40000048	Write-only
		TOGGLE	0x4000004C	Write-only
	Output Value Register (OVR)	WRITE	0x40000050	Write-only
		SET	0x40000054	Write-only
		CLEAR	0x40000058	Write-only
		TOGGLE	0x4000005C	Write-only
	Pin Value Register (PVR)	-	0x40000060	Read-only
1	Output Driver Enable Register (ODER)	WRITE	0x40000140	Write-only
		SET	0x40000144	Write-only
		CLEAR	0x40000148	Write-only
		TOGGLE	0x4000014C	Write-only
	Output Value Register (OVR)	WRITE	0x40000150	Write-only
		SET	0x40000154	Write-only
		CLEAR	0x40000158	Write-only
		TOGGLE	0x4000015C	Write-only
	Pin Value Register (PVR)	-	0x40000160	Read-only



7.2.1 I/O Pin Output Level Typical Characteristics



Figure 7-1.I/O Pin drive x2 Output Low Level Voltage (VOL) vs. Source Current





7.3 I/O pin Characteristics

These parameters are given in the following conditions:

- V_{DDCORE} = 1.8V
- V_{DDIO} = 3.3V
- Ambient Temperature = 25°C



Parameter	Conditions	Min.	Тур.	Max.	Unit
Resolution			10		Bit
Absolute Accuracy	ADC Clock = 5 MHz			3	LSB
Integral Non-linearity	ADC Clock = 5 MHz		1.5	2	LSB
Differential Neg linearity	ADC Clock = 5 MHz		1	2	LSB
Diferential Non-intearity	ADC Clock = 2.5 MHz		0.6	1	LSB
Offset Error	ADC Clock = 5 MHz	-2		2	LSB
Gain Error	ADC Clock = 5 MHz	-2		2	LSB

Table 7-26.Transfer Characteristics in 10-bit mode

7.10 USB Transceiver Characteristics

7.10.1 Electrical Characteristics

Table 7-27. Electrical Parameters

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{EXT}	Recommended External USB Series Resistor	In series with each USB pin with ±5%		39		Ω
R _{BIAS}	VBIAS External Resistor ⁽¹⁾	±1%		6810		Ω
C _{BIAS}	VBIAS External Capcitor			10		pF

1. The USB on-chip buffers comply with the Universal Serial Bus (USB) v2.0 standard. All AC parameters related to these buffers can be found within the USB 2.0 electrical specifications.

7.10.2 Static Power Consumption

Table 7-28. Static Power Consumption

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{BIAS}	Bias current consumption on VBG				1	μA
	HS Transceiver and I/O current consumption				8	μA
I _{VDDUTMI}	FS/HS Transceiver and I/O current consumption	If cable is connected, add 200µA (typical) due to Pull-up/Pull-down current consumption			3	μΑ

7.10.3 Dynamic Power Consumption

Table 7-29.Dynamic Power Consumption

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
I _{BIAS}	Bias current consumption on VBG			0.7	0.8	mA



Table 7-32. SMC Read Signals with no Hold Settings

Symbol	Parameter	Min.	Unit			
	NRD Controlled (READ_MODE = 1)					
SMC ₁₉	Data Setup before NRD High	13.7	ns			
SMC ₂₀	Data Hold after NRD High	1	ns			
	NRD Controlled (READ_MODE = 0)					
SMC ₂₁	Data Setup before NCS High	13.3	ns			
SMC ₂₂	Data Hold after NCS High	0	ns			

 Table 7-33.
 SMC Write Signals with Hold Settings

Symbol	Parameter	Min.	Unit				
NRD Controlled (READ_MODE = 1)							
SMC ₂₃	Data Out Valid before NWE High	(nwe pulse length - 1) * t _{CPSMC} - 0.9	ns				
SMC ₂₄	Data Out Valid after NWE High ⁽¹⁾	nwe hold length * t _{CPSMC} - 6	ns				
SMC ₂₅	NWE High to NBS0/A0 Change ⁽¹⁾	nwe hold length * t _{CPSMC} - 1.9	ns				
SMC ₂₆	NWE High to NBS1 Change ⁽¹⁾	nwe hold length * t _{CPSMC} - 1.9					
SMC ₂₉	NWE High to A1 Change ⁽¹⁾	nwe hold length * t _{CPSMC} - 1.9					
SMC ₃₁	NWE High to A2 - A23 Change ⁽¹⁾	nwe hold length * t _{CPSMC} - 1.7	ns				
SMC ₃₂	NWE High to NCS Inactive ⁽¹⁾	(nwe hold length - ncs wr hold length)* t_{CPSMC} - 2.9	ns				
SMC ₃₃	NWE Pulse Width	nwe pulse length * t _{CPSMC} - 0.9	ns				
	NRD Controlled (REA	AD_MODE = 0)					
SMC ₃₄	Data Out Valid before NCS High	(ncs wr pulse length - 1)* t _{CPSMC} - 4.6	ns				
SMC ₃₅	Data Out Valid after NCS High ⁽¹⁾	ncs wr hold length * t _{CPSMC} - 5.8	ns				
SMC ₃₆	NCS High to NWE Inactive ⁽¹⁾	(ncs wr hold length - nwe hold length)* t _{CPSMC} - 0.6	ns				

Note: 1. hold length = total cycle duration - setup duration - pulse duration. "hold length" is for "ncs wr hold length" or "nwe hold length"

Table 7-34.	SMC Write Signals with No Hold Settings (NWE Controlled only)

Symbol	Parameter	Min.	Unit
SMC ₃₇	NWE Rising to A2-A25 Valid	5.4	ns
SMC ₃₈	NWE Rising to NBS0/A0 Valid	5	ns
SMC ₃₉	NWE Rising to NBS1 Change	5	ns
SMC ₄₀	NWE Rising to A1/NBS2 Change	5	ns
SMC ₄₁	NWE Rising to NBS3 Change	5	ns
SMC ₄₂	NWE Rising to NCS Rising	5.1	ns



AT32UC3A3

Table 7-34. SMC Write Signals with No Hold Settings (NWE Controlled only)

Symbol	Parameter	Min.	Unit
SMC ₄₃	Data Out Valid before NWE Rising	(nwe pulse length - 1) * t _{CPSMC} - 1.2	ns
SMC ₄₄	Data Out Valid after NWE Rising	5	ns
SMC ₄₅	NWE Pulse Width	nwe pulse length * t _{CPSMC} - 0.9	ns

Figure 7-7. SMC Signals for NCS Controlled Accesses.





Table 7-38. SPI Timings

Symbol	Parameter	Conditions ⁽¹⁾	Min.	Max.	Unit
SPI ₀	MISO Setup time before SPCK rises (master)	3.3V domain	22 + (t _{СРМСК})/2 ⁽²⁾		ns
SPI1	MISO Hold time after SPCK rises (master)	3.3V domain	0		ns
SPI ₂	SPCK rising to MOSI Delay (master)	3.3V domain		7	ns
SPI ₃	MISO Setup time before SPCK <u>fall</u> s (master)	3.3V domain	22 + (t _{СРМСК})/2 ⁽³⁾		ns
SPI ₄	MISO Hold time after SPCK falls (master)	3.3V domain	0		ns
SPI ₅	SPCK falling to MOSI Delay master)	3.3V domain		7	ns
SPI ₆	SPCK falling to MISO Delay (slave)	3.3V domain		26.5	ns
SPI ₇	MOSI Setup time before SPCK rises (slave)	3.3V domain	0		ns
SPI ₈	MOSI Hold time after SPCK rises (slave)	3.3V domain	1.5		ns
SPI9	SPCK rising to MISO Delay (slave)	3.3V domain		27	ns
SPI ₁₀	MOSI Setup time before SPCK falls (slave)	3.3V domain	0		ns
SPI ₁₁	MOSI Hold time after SPCK falls (slave)	3.3V domain	1		ns

1. 3.3V domain: V_{VDDIO} from 3.0V to 3.6V, maximum external capacitor = 40 pF

2. t_{CPMCK}: Master Clock period in ns.

3. t_{CPMCK}: Master Clock period in ns.

7.14 MCI

The High Speed MultiMedia Card Interface (MCI) sup<u>por</u>ts the MultiMedia Card (MMC) Specification V4.2, the SD Memory Card Specification V2.0, the SDIO V1.1 specification and CE-ATA V1.1.



7.15 Flash Memory Characteristics

The following table gives the device maximum operating frequency depending on the field FWS of the Flash FSR register. This field defines the number of wait states required to access the Flash Memory. Flash operating frequency equals the CPU/HSB frequency.

 Table 7-39.
 Flash Operating Frequency

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
F _{FOP}		FWS = 0 High Speed Read Mode Disable -40°C < Ambient Temperature < 85°C			36	MHz
		FWS = 1 High Speed Read Mode Disable -40°C < Ambient Temperature < 85°C			66	MHz
	Flash Operating Frequency	FWS = 0 High Speed Read Mode Enable -40°C < Ambient Temperature < 70°C			42	MHz
		FWS = 1 High Speed Read Mode Enable -40°C < Ambient Temperature < 70°C			84	MHz

Table 7-40. Parts Programming Time

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
T _{FPP}	Page Programming Time			5		ms
T _{FFP}	Fuse Programming Time			0.5		ms
T _{FCE}	Chip erase Time			8		ms

Table 7-41. Flash Parameters

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
N _{FARRAY}	Flash Array Write/Erase cycle				100K	cycle
N _{FFUSE}	General Purpose Fuses write cycle				1000	cycle
T _{FDR}	Flash Data Retention Time			15		year



11.7 Rev. B - 08/09

1. Updated the datasheet with new device AT32UC3A4.

11.8 Rev. A - 03/09

1. Initial revision.

