

Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - FPGAs (Field</u> Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details	
Product Status	Active
Number of LABs/CLBs	156
Number of Logic Elements/Cells	1248
Total RAM Bits	57344
Number of I/O	26
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	36-VFBGA
Supplier Device Package	36-UCBGA (2.5x2.5)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40ul1k-cm36aitr1k

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# iCE40 UltraLite Family Data Sheet Introduction

July 2016 Data Sheet DS1050

## **General Description**

iCE40 UltraLite family is an optimum logic, smallest footprint, low I/O count ultra-low power FPGA and sensor manager with instant on capability. It is designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. The iCE40 UltraLite family includes integrated blocks to interface with virtually all mobile sensors and application processors. The iCE40 UltraLite family also features two on-chip oscillators, 10 kHz and 48 MHz. The LFOSC (10 kHz) is ideal for low power function in always-on applications, while HFOSC (48 MHz) can be used for awaken activities.

The hardened RGB PWM IP, with the three 24 mA constant current RGB LED outputs on the iCE40 UltraLite provides all the necessary logic to directly drive the service LED, without the need of external MOSFET or buffer.

The 400 mA constant current IR driver output provides a direct interface to external LED for application such as IrDA functions. Users simply implement the hardened TX/RX pulse logic that meets their needs, and connect the IR driver directly to the LED, without the need of external MOSFET or buffer. The 100 mA Barcode Emulation driver output provides a direct interface for applications such as barcode scanning. The 100 mA and 400 mA drivers can also be combined to be used as a 500 mA IR driver if higher than 400 mA current drive is required.

The iCE40 UltraLite family of devices are targeting for mobile applications to perform functions such as IrDA, Service LED, Barcode Emulation, GPIO Expander, SDIO Level Shift, and other custom functions.

The iCE40 UltraLite family features two device densities of 640 or 1K Look Up Tables (LUTs) of logic with program-mable I/Os that can be used as an interface port or general purpose I/O. It also has up to 56 kbits of Block RAMs to work with user logic.

#### **Features**

#### ■ Flexible Logic Architecture

- Two devices with 640 or 1K LUTs
- Offered in 16-ball WLCSP package
- Offered in 36-ball ucBGA package

#### ■ Ultra-low Power Devices

- Advanced 40 nm ultra-low power process
- Typical 35 μA standby current which equals 42 uW standby power consumption

#### **■** Embedded and Distributed Memory

Up to 56 kbits sysMEM™ Embedded Block RAM

#### ■ Two Hardened Interfaces

- Two optional FIFO mode I<sup>2</sup>C interface up to 1 MHz
- · Either master or slave

#### **■** Two On-Chip Oscillators

- Low Frequency Oscillator 10 kHz
- High Frequency Oscillator 48 MHz

#### Hardened PWM circuit for RGB

#### Hardened TX/RX Pulse Logic circuit for IR LED

#### ■ 24 mA Current Drive RGB LED Outputs

- Three drive outputs in each device
- User selectable sink current up to 24 mA

#### ■ 400 or 500 mA Current Drive IR LED Output

- One IR drive output in each device
- User selectable sink current up to 400 mA
- Can be combined with 100 mA Barcode driver to form 500 mA IR driver

#### ■ 100 mA Current Drive Barcode Emulator

- One barcode driver output in each device
- User selectable sink current up to 100 mA
- Can be combined with 400 mA IR driver to use as 500 mA IR driver

#### **■** Flexible On-Chip Clocking

- Eight low skew global signal resource, six can be directly driven from external pins
- One PLL with dynamic interface per device



#### **■** Flexible Device Configuration

- SRAM is configured through:
  - Standard SPI Interface
  - Internal Nonvolatile Configuration Memory (NVCM)

#### Ultra-Small Form Factor

As small as 1.409 mm x 1.409 mm

#### Applications

- Smartphones
- Tablets and Consumer Handheld Devices
- Handheld Industrial Devices
- Multi Sensor Management Applications
- IR remote, Barcode emulator
- · RGB light control

Table 1-1. iCE40 UltraLite Family Selection Guide

Part Number	iCE40UL-640	iCE40UL-1K
Logic Cells (LUT + Flip-Flop)	640	1248
EBR Memory Blocks	14	14
EBR Memory Bits	56 k	56 k
PLL Block <sup>1</sup>	1	1
Hardened I2C	2	2
Hardened IR TX/RX	1	1
Hardened RGB PWM IP	1	1
HF Oscillator (48 MHz)	1	1
LF Oscillator (10 kHz)	1	1
24 mA LED Sink	3	3
100 mA LED Sink	1	1
400 mA LED Sink	1	1
Packages, ball pitch, dimension	Programmal	ole I/O Count
16-ball WLCSP, 0.35 mm, 1.409 mm x 1.409 mm	10	10
36-ball ucBGA, 0.40 mm, 2.5 mm x 2.5 mm	26	26

<sup>1.</sup> Only in 36-ball ucBGA package.

#### Introduction

The iCE40 UltraLite devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as user configurable RGB LED and IR LED Controllers, and two Oscillators.

The iCE40 UltraLite FPGAs are available in very small form factor packages, as small as 1.409 mm x 1.409 mm. The small form factor allows the device to easily fit into a lot of mobile applications. Table 1-1 shows the LUT densities, package and I/O pin count.

The iCE40 UltraLite devices offer I/O features such as programmable multiple value pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 UltraLite devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash, or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 UltraLite family of devices. Popular logic synthesis tools provide synthesis library support for iCE40 UltraLite. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 UltraLite device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.




# iCE40 UltraLite Family Data Sheet Architecture

July 2016 Data Sheet DS1050

### **Architecture Overview**

The iCE40 UltraLite family architecture contains an array of Programmable Logic Blocks (PLB), two Oscillator Generators, two user configurable I<sup>2</sup>C controllers, and blocks of sysMEM™ Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1shows the block diagram of the iCE40UL-1K device.

Figure 2-1. iCE40UL-1K Device, Top View



The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either PLB or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 UltraLite family, there are three sysIO banks, one on top and two at the bottom. User can connect all  $V_{CCIO}$ s together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.


The iCE40 UltraLite also includes two user I<sup>2</sup>C ports, two Oscillators, and high current RGB and IR LED sinks, and a 100 mA Barcode emulation output.



#### **PLB Blocks**

The core of the iCE40 UltraLite device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 2-2. Each LC contains one LUT and one register.

Figure 2-2. PLB Block Diagram



#### **Logic Cells**

Each Logic Cell includes three primary logic elements shown in Figure 2-2.

- A four-input Look-Up Table (LUT) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUTs to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

Table 2-1. Logic Cell Signal Descriptions

Function	Туре	Signal Names	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	Set/Reset <sup>1</sup>	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in
Output	Data signals	0	LUT or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

<sup>1.</sup> If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.



sysCLOCK Phase Locked Loops (PLLs) (sysCLOCK PLL is only supported in 36-ball ucBGA package)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 UltraLite devices have one sysCLOCK PLL. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal Oscillator Generators from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 UltraLite global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 2-3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

There is an additional feature in the iCE40 UltraLite PLL. There are 2 FPGA controlled inputs, SCLK and SDI, that allows the user logic to serially shift in data thru SDI, clocked by SCLK clock. The data shifted in would change the configuration settings of the PLL. This feature allows the PLL to be time multiplexed for different functions, with different clock rates. After the data is shifted in, user would simply pulse the RESET input of the PLL block, and the PLL will re-lock with the new settings. For more details, please refer to TN1251, iCE40 sysCLOCK PLL Design and Usage Guide.

Figure 2-3. PLL Diagram




Table 2-3 provides signal descriptions of the PLL block.



## Table 2-3. PLL Signal Descriptions

Signal Name	Direction	Description
REFERENCECLK	Input	Input reference clock
BYPASS	Input	The BYPASS control selects which clock signal connects to the PLL-OUT output.  0 = PLL generated signal  1 = REFERENCECLK
EXTFEEDBACK	Input	External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL.
DYNAMICDELAY[7:0]	Input	Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC.
LATCHINPUTVALUE	Input	When enabled, puts the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable.
PLLOUTGLOBAL	Output	Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5.
PLLOUTCORE	Output	Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGOBAL port.
LOCK	Output	When High, indicates that the PLL output is phase aligned or locked to the input reference clock.
RESET	Input	Active low reset.
SCLK	Input	Input, Serial Clock used for re-programming PLL settings.
SDI	Input	Input, Serial Data used for re-programming PLL settings.

## sysMEM Embedded Block RAM Memory

Larger iCE40 UltraLite device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering, and FIFO.

#### sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as shown in Table 2-4.



## Table 2-4. sysMEM Block Configurations<sup>1</sup>

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4K)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4K)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4K)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4K)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

<sup>1.</sup> For iCE40 Ultra, the primitive name without "Nxx" uses rising-edge Read and Write clocks. "NR" uses rising-edge Write clock and falling-edge Read clock. "NRW" uses falling-edge Urite clock and rising-edge Read clock. "NRNW" uses falling-edge clocks on both Read and Write.



#### RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### **Memory Cascading**

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

#### **RAM4k Block**

Figure 2-4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.

Figure 2-4. sysMEM Memory Primitives




Table 2-5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines.  0 = write bit  1 = do not write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

For further information on the sysMEM EBR block, please refer to TN1250, Memory Usage Guide for iCE40 Devices.




#### sysIO Buffer Banks

iCE40 UltraLite devices have up to three I/O banks with independent  $V_{CCIO}$  rails. The configuration SPI interface signals are powered by  $SPI_{CCIO1}$ . On the 16 WLCSP package,  $V_{CCIO1}$  and  $V_{PP_{2V5}}$  are connected to the same pin on the package, and must meet the voltage requirement of both supplies. Please refer to the Pin Information Summary table.

#### Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysIO buffers and pads. The PIOs are placed on the top and bottom of the devices.

Figure 2-5. I/O Bank and Programmable I/O Cell



The PIO contains three blocks: an input register block, output register block iCEGate™ and tri-state register block. To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

#### **Input Register Block**

The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core.

#### **Output Register Block**

The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers.

Figure 2-6 shows the input/output register block for the PIOs.



#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ ,  $SPI\_V_{CCIO}$ , and  $V_{PP\_2V5}$  reach the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics chapter of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins maintain the pre-configuration state until  $V_{CC}$ ,  $SPI\_V_{CCIO}$ , and  $V_{PP\_2V5}$  reach the defined levels. The I/Os take on the software user-configured settings only after POR signal is deactivated and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

#### **Supported Standards**

The iCE40 UltraLite sysIO buffer supports both single-ended input/output standards, and used as differential comparators. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 UltraLite devices.

#### **Programmable Pull Up Resistors**

The iCE40 UltraLite sysIO buffer can be configured with programmable pull up resistors on every I/O. The options are 3.3 kOhms, 6.8 kOhms, 10 kOhms or 100 kOhms (default). This feature is useful in supporting the I<sup>2</sup>C interface. The user can also use it for other purposes.

#### **Differential Comparators**

The iCE40 UltraLite devices provide differential comparator on pairs of I/O pins. These comparators are useful in some mobile applications. Please refer to the Pin Information Summary section to locate the corresponding paired I/Os with differential comparators.

Table 2-7. Supported Input Standards

Input Standard	V <sub>CCIO</sub> (Typical)				
input Standard	3.3 V	2.5 V	1.8 V		
Single-Ended Interfaces					
LVCMOS33	Yes				
LVCMOS25		Yes			
LVCMOS18 <sup>1</sup>			Yes		

<sup>1.</sup> Not supported in bank 0 for 16-WLCP package.

Table 2-8. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3 V
LVCMOS25	2.5 V
LVCMOS18 <sup>1</sup>	1.8 V

<sup>1.</sup> Not supported in bank 0 for 16-WLCP package.



increments of 8.3 mA in half current mode. This output functions as General Purpose I/O with open drain when the high current drive is not needed.

There is one output on each device that can sink up to 400 mA current. This output is open-drain, and provides sinking current to drive an external IR LED connecting to the positive supply. This IR drive current is user programmable from 50 mA to 400 mA in increments of 50 mA in full current mode or from 25mA to 200mA in increments of 25mA in half current mode. This output functions as General Purpose I/O with open-drain when the high current drive is not needed. This output pin can also bond together with the Barcode output to drive higher current for IR LED.

The 400 mA IR LED drive output and the 100 mA Barcode LED drive output can be connected together to drive up to 500 mA IR LED, if higher than 400 mA driving capability is needed.

Table 2-9 shows the different LED driving current in the different selected Current Modes. IR500 LED applies with both IR LED and Barcode LED pins connected together.

Table 2-9. Current Drive

	Full Current Mode           mA (V <sub>CCIO</sub> = 3.3 V)         mA (V <sub>CCIO</sub> =2.5 V)         mA		Half Current Mode		
			mA (V <sub>CCIO</sub> = 3.3 V)	mA (V <sub>CCIO</sub> =2.5 V)	
RGB LED	0, 4, 8, 12, 16, 20, 24	not allowed	0, 2, 4, 6, 8, 10, 12	0, 2, 4, 6, 8, 10, 12	
BARCODE LED	0, 16.6, 33.3, 50, 66.6, 83.3, 100	not allowed	0, 8.3, 16.6, 25, 33.3, 41.6, 50	not allowed	
IR400 LED	0, 50, 100, 150, 200, 250, 300, 350, 400	not allowed	0, 25, 50, 75, 100, 125, 150, 175, 200	0, 25, 50, 75, 100, 125, 150, 175, 200	
IR500 LED	0, 50, 100, 150, 200, 250, 300, 350, 400, 450, 500	not allowed	0, 25, 50, 75, 100, 125, 150, 175, 200, 225, 250	0,25, 50, 75, 100, 125, 150, 175, 200, 225, 250	

#### Hardened RGB PWM IP

To provide an easier usage of the RGB high current drivers to drive RGB LED, a Pulse-Width Modulator IP can be embedded into the user design. This PWM IP provides the flexibility for user to dynamically change the settings on the ON-time duration, OFF-time duration, and ability to turn the LED lights on and off gradually with user set breath-on and breath-off time.

For additional information on the PWM IP, please refer to TN1288, iCE40 LED Driver Usage Guide.

#### Hardened IR Transceiver IP

The IR Transceiver hard IP provides logic function to transmit and receive data through the Infrared LED data link. It takes the data residing inside the FPGA fabric to transmit with user specified frequency. In user enabled learning mode, it receives data from Infrared receiver and send the received data back to the FPGA fabric along with the measured receiving frequency.

For additional information on IR Transceiver IP, please see TN1288, iCE40 LED Driver Usage Guide.

#### **Non-Volatile Configuration Memory**

All iCE40 UltraLite devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

For more information on the NVCM, please refer to TN1248, iCE40 Programming and Configuration.

#### **Power On Reset**

iCE40 UltraLite devices have power-on reset circuitry to monitor  $V_{CC}$ ,  $SPI\_V_{CCIO1}$ , and  $V_{PP\_2V5}$  voltage levels during power-up and operation. At power-up, the POR circuitry monitors these voltage levels. It then triggers



## iCE40 UltraLite Programming and Configuration

This section describes the programming and configuration of the iCE40 UltraLite family.

## **Device Programming**

The NVCM memory can be programmed through the SPI port. The SPI port is located in Bank 1, using SPI\_V<sub>CCIO01</sub> power supply.

## **Device Configuration**

There are various ways to configure the Configuration RAM (CRAM), using SPI port, including:

- From a SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)

For more details on configuring the iCE40 UltraLite, please see TN1248, iCE40 Programming and Configuration.

## **Power Saving Options**

The iCE40 UltraLite devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 2-10 describes the function of these features.

Table 2-10. iCE40 UltraLite Power Saving Features Description

Device Subsystem	Feature Description
IPLI	When LATCHINPUTVALUE is enabled, puts the PLL into low-power mode; PLL output held static at last input clock value.
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.



# iCE40 UltraLite Family Data Sheet DC and Switching Characteristics

November 2016 Data Sheet DS1050

# Absolute Maximum Ratings<sup>1, 2, 3</sup>

Supply Voltage V <sub>CC</sub>
Output Supply Voltage V <sub>CCIO</sub>
NVCM Supply Voltage V <sub>PP_2V5</sub>
PLL Supply Voltage V <sub>CCPLL</sub>
I/O Tri-state Voltage Applied
Dedicated Input Voltage Applied
Storage Temperature (Ambient)65 °C to 150 °C
Junction Temperature (T <sub>J</sub> )

<sup>1.</sup> Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

<sup>2.</sup> Compliance with the Lattice Thermal Management document is required.

<sup>3.</sup> All voltages referenced to GND.



## Power-On-Reset Voltage Levels<sup>1</sup>

Symbol	Parameter		Min.	Max.	Units
	Power-On-Reset ramp-up trip point (circuit monitoring V <sub>CC</sub> , SPI_V <sub>CCIO1</sub> , V <sub>PP 2V5</sub> )	V <sub>CC</sub>	0.6	1	V
$V_{PORUP}$		SPI_V <sub>CCIO1</sub>	0.7	1.6	V
		V <sub>PP_2V5</sub>	0.7	1.6	V
	Power-On-Reset ramp-down trip point (circuit monitoring $V_{CC}$ , $SPI\_V_{CCIO1}$ , $V_{PP\_2V5}$ )	V <sub>CC</sub>		0.85	V
		SPI_V <sub>CCIO1</sub>	1	1.6	V
		V <sub>PP_2V5</sub>		1.6	V

<sup>1.</sup> These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

### **ESD Performance**

Please contact Lattice Semiconductor for additional information.

## **DC Electrical Characteristics**

#### **Over Recommended Operating Conditions**

Symbol	Parameter	Condition	Min.	Тур.	Max.	Units
I <sub>IL,</sub> I <sub>IH</sub> <sup>1, 3, 4</sup>	Input or I/O Leakage	$0V < V_{IN} < V_{CCIO} + 0.2 V$	_	_	+/-10	μΑ
C <sub>1</sub>	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
C <sub>2</sub>	Global Input Buffer Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	1	6	_	pf
C <sub>3</sub>	24 MA LED 1/O Gapacitance	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	1	20	_	pf
C <sub>4</sub>	400 mA LED I/O Capacitance	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	53	_	pf
C <sub>5</sub>	100 mA LED I/O Capacitance	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ $V_{CC} = \text{Typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	20	_	pf
V <sub>HYST</sub>	Input Hysteresis	$V_{CCIO} = 1.8 \text{ V}, 2.5 \text{ V}, 3.3 \text{ V}$	1	200	_	mV
	laste are all DIO Delle are	$V_{CCIO} = 1.8 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-3	_	-31	μΑ
$I_{PU}$	Internal PIO Pull-up Current	$V_{CCIO} = 2.5 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-8	_	-72	μΑ
		$V_{CCIO} = 3.3 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$	-11	_	-128	μΑ

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

<sup>2.</sup>  $T_J 25^{\circ}C$ , f = 1.0 MHz.

<sup>3.</sup> Please refer to  $V_{IL}$  and  $V_{IH}$  in the sysIO Single-Ended DC Electrical Characteristics table of this document.

<sup>4.</sup> Input pins are clamped to  $V_{CCIO}$  and GND by a diode. When input is higher than  $V_{CCIO}$  or lower than GND, the Input Leakage current will be higher than the  $I_{IL}$  and  $I_{IH}$ .



## **Internal Oscillators (HFOSC, LFOSC)**

Parameter		Parameter Description	Spec/	Units		
Symbol	Conditions		Min	Тур	Max	
Commercial Temp		HFOSC clock frequency (t <sub>J</sub> = 0 °C-85 °C)	-10%	48	10%	MHz
f <sub>CLKHF</sub>	Industrial Temp	HFOSC clock frequency (t <sub>J</sub> = -40 °C-100 °C)	-20%	48	20%	MHz
f <sub>CLKLF</sub> LFOSC CLKK clock frequency		-10%	10	10%	kHz	
DCH.	Commercial Temp	HFOSC clock frequency (t <sub>J</sub> = 0 °C-85 °C)	45	50	55	%
DCH <sub>CLKHF</sub>	Industrial Temp	HFOSC clock frequency (t <sub>J</sub> = -45 °C-100 °C)	40	50	60	%
DCH <sub>CLKLF</sub>		LFOSC Duty Cycle (Clock High Period)	45	50	55	%
t <sub>WAKEUP</sub>		Delay OSC Enable to output enable delay	_	_	100	μs
Tsync_on Oscillator output synchroniz		Oscillator output synchronizer delay	_	_	5	Cycles
Tsync_off Oscillator out		Oscillator output disable delay	_	_	5	Cycles

## sysIO Recommended Operating Conditions

	V <sub>CCIO</sub> (V)						
Standard	Min.	Тур.	Max.				
LVCMOS 3.3	3.14	3.3	3.46				
LVCMOS 2.5	2.37	2.5	2.62				
LVCMOS 1.8	1.71	1.8	1.89				

## sysIO Single-Ended DC Electrical Characteristics

Input/	٧	IL	,	V <sub>IH</sub>	)/ BA	\/ B#'		
Output Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V)	V <sub>OL</sub> Max. (V)	V <sub>OH</sub> Min. (V)	I <sub>OL</sub> Max. (mA)	I <sub>OH</sub> Max. (mA)
LVCMOS 3.3	-0.3	0.8	2.0	2.0 V <sub>CCIO</sub> + 0.2V		V <sub>CCIO</sub> - 0.4	8	-8
LV CIVICS 3.5	-0.5	0.0	2.0			V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS 2.5	-0.3	0.7	1.7	V 0.2V	0.4	V <sub>CCIO</sub> - 0.4	6	-6
LV CIVIOS 2.5	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.2V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS 1.8	-0.3	0.35V <sub>CCIO</sub>	0.65V	Vasia ± 0.2V	0.4	V <sub>CCIO</sub> - 0.4	4	-4
LV CIVICO 1.0	-0.5	0.00 A CCIO	$0.65V_{\text{CCIO}}$ $V_{\text{CCIO}} + 0.2V$	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1	

## **Differential Comparator Electrical Characteristics**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
$V_{REF}$	Reference Voltage to compare, on V <sub>INM</sub>	V <sub>CCIO</sub> = 2.5 V	0.25	V <sub>CCIO</sub> -0.25 V	V
$V_{DIFFIN_H}$	Differential input HIGH (V <sub>INP</sub> - V <sub>INM</sub> )	V <sub>CCIO</sub> = 2.5 V	250	_	mV
$V_{DIFFIN_{L}}$	Differential input LOW (V <sub>INP</sub> - V <sub>INM</sub> )	V <sub>CCIO</sub> = 2.5 V	_	-250	mV
I <sub>IN</sub>	Input Current, V <sub>INP</sub> and V <sub>INM</sub>	V <sub>CCIO</sub> = 2.5 V	-10	10	μΑ

# **Derating Logic Timing**

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



# Maximum sysIO Buffer Performance<sup>1</sup>

I/O Standard	Max. Speed	Units							
Inputs									
LVCMOS33	LVCMOS33 250 MHz								
LVCMOS25	250	MHz							
LVCMOS18	250	MHz							
LED I/O used as GPIO open drain	50	MHz							
Outp	outs								
LVCMOS33	250	MHz							
LVCMOS25	250	MHz							
LVCMOS18	155	MHz							
LED I/O used as GPIO open drain	50 <sup>2</sup>	MHz							

<sup>1.</sup> Measured with a toggling pattern.

## iCE40 UltraLite External Switching Characteristics

## **Over Recommended Operating Conditions**

Parameter Description		Device	Min	Max	Units
Global Clocks					
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All devices		185	MHz
t <sub>W_GBUF</sub>	tw GBUF Clock Pulse Width for Global Buffer		2	_	ns
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All devices		500	ps
Pin-LUT-Pin Propaga	ation Delay				
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All devices	_	9.0	ns
General I/O Pin Para	meters (Using Global Buffer Clock withou	t PLL)1			
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	All devices		410	ps
t <sub>CO</sub>	Clock to Output - PIO Output Register	All devices		9.0	ns
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	All devices	-0.5	_	ns
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	All devices	5.55	_	ns
General I/O Pin Para	meters (Using Global Buffer Clock with PL	_L)	•	•	
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	All Devices	_	2.9	ns
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	All Devices	7.9	_	ns
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	All Devices	-0.6	_	ns

<sup>1.</sup> All the data is from the worst case condition.

<sup>2.</sup> With external resistor from 180 Ohm to 250 Ohm and capacity of no more than 15 pF.



## sysCLOCK PLL Timing

#### **Over Recommended Operating Conditions**

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		10	133	MHz
f <sub>OUT</sub>	Output Clock Frequency (PLLOUT)		16	275	MHz
$f_{VCO}$	PLL VCO Frequency		533	1066	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		10	133	MHz
AC Characterist	tics				
t <sub>DT</sub>	Output Clock Duty Cycle		40	60	%
t <sub>PH</sub>	Output Phase Accuracy		_	+/-12	deg
	Output Clock Period Jitter	f <sub>OUT</sub> >= 100 MHz	_	450	ps p-p
	Output Clock Feriod Sitter	f <sub>OUT</sub> < 100 MHz	_	0.05	UIPP
<b>1</b> .5	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> >= 100 MHz	_	750	ps p-p
t <sub>OPJIT</sub> 1, 5	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> < 100 MHz	_	0.10	UIPP
	Output Clock Phase Jitter	f <sub>PFD</sub> >= 25 MHz	_	275	ps p-p
	Output Clock Fhase Sitter	f <sub>PFD</sub> < 25 MHz	_	0.05	UIPP
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10%	1.33	_	ns
t <sub>LOCK</sub> <sup>2, 3</sup>	PLL Lock-in Time		_	50	μs
t <sub>UNLOCK</sub>	PLL Unlock Time		_	50	ns
+ 4	Input Clock Period Jitter	$f_{PFD} \ge 20 \text{ MHz}$	_	1000	ps p-p
t <sub>IPJIT</sub> <sup>4</sup>	Input Clock Feriod Sitter	f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>STABLE</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable		_	500	ns
t <sub>STABLE_PW</sub> ³	LATCHINPUTVALUE Pulse Width		100	_	ns
t <sub>RST</sub>	RESET Pulse Width		10	_	ns
t <sub>RSTREC</sub>	RESET Recovery Time		10	_	μs
t <sub>DYNAMIC_WD</sub>	DYNAMICDELAY Pulse Width		100	_	VCO Cycles

<sup>1.</sup> Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

## SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Max.	Units
		All devices - Low Frequency (Default)	53	ms
t <sub>CONFIG</sub>	t <sub>CONFIG</sub> POR/CRESET_B to Device I/O Active	All devices - Medium frequency	25	ms
		All devices - High frequency	13	ms

<sup>1.</sup> Assumes sysMEM Block is initialized to an all zero pattern if they are used.

<sup>2.</sup> Output clock is valid after  $t_{\mbox{\scriptsize LOCK}}$  for PLL reset and dynamic delay adjustment.

<sup>3.</sup> At minimum f<sub>PFD</sub>. As the f<sub>PFD</sub> increases the time will decrease to approximately 60% the value listed.

<sup>4.</sup> Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

<sup>5.</sup> The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

<sup>2.</sup> The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.



# High Current LED, IR LED and Barcode LED Drives<sup>1</sup>

Symbol	Parameter	VC	CIO = 3.	3 V	VC	CIO = 2.5	5 V
		Min.	Max.	Units	Min.	Max.	Units
I <sub>RGB_ACCURACY_FULL</sub>	RGB LED0, LED1, LED2 Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.5 ~ 2.5 V	-12	+12	%	not allowed	not allowed	%
I <sub>RGB_ACCURACY_HALF</sub>	RGB LED0, LED1, LED2 Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.35 ~ 2.5 V	-14	+14	%	-14	+14	%
I <sub>RGB_MATCH</sub>	RGB LED0, LED1, LED2 Sink Current Matching among the 3 outputs @ VPAD = 0.35 ~ 2.5 V	<del>-</del> 5	+5	%	<b>-</b> 5	+5	%
I <sub>IR_</sub> ACCURACY_FULL	IR LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.8 V ~ 2 V	-12	+12	%	not allowed	not allowed	%
I <sub>IR_</sub> ACCURACY_HALF	IR LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.55 V ~ 2 V	-12	+12	%	-12	+12	%
IBARCODE_ACCURACY_FULL	BARCODE LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.8 V ~ 2 V	-12	+12	%	not allowed	not allowed	%
IBARCODE_ACCURACY_HALF	BARCODE LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.55 V ~ 2 V	-12	+12	%	not allowed	not allowed	%

<sup>1.</sup> Refer to Table 2-9 for valid current settings.

# **RGB LED Timing Specification**

SN	Symbol	Parameter		TYP	Max	Units
1	F <sub>PWM_OUT_X</sub> FR <sub>250</sub> = 0	Frequency of the PWM output for color LED; When $FR_{250} = 0$		125		Hz
2	F <sub>PWM_OUT_X</sub> FR <sub>250</sub> = 1	Frequency of the PWM output for color LED; When $FR_{250} = 1$		250		Hz
3	T <sub>HIGH_X</sub>	PWM High percentage for color LED.	0		99	%
4	T <sub>HIGH_STEP_X</sub>	PWM High percentage incremental step.		1/256		%

# **IR Transceiver IP Timing Specification**

SN	Symbol	Parameter	Min	TYP	Max	Units
1	F <sub>IR_OUT</sub>	Frequency of the IR output	25		120	kHz
2	F <sub>IR_IN</sub>	Frequency of the IR input	25		120	kHz
3	T <sub>HIGH</sub> (DUTY1/3 = 0)	Duty Cycle when DUTY1/3 = 0.		50		%
4	T <sub>HIGH</sub> (DUTY1/3 = 1)	Duty Cycle when DUTY1/3 = 1.		33.33		%



# **Pin Information Summary**

Pin Type		iCE40UL1K		iCE40UL640	
		SWG16	36 ucBGA	SWG16	36 ucBGA
General Purpose I/O Per Bank	Bank 0	5	12	5	12
	Bank 1	4	4	4	4
	Bank 2	1	10	1	10
Total General Purpose I/Os		10	26	10	26
VCC		1	1	1	1
VCCIO	Bank 0	0	1	0	1
	Bank 1	0	1	0	1
	Bank 2	1	1	1	1
VCCPLL		0	1	0	1
VCPP_2V5		1	1	1	1
CRESET_B		1	1	1	1
CDONE		0	0	0	0
GND		1	2	1	2
GND_LED		1	1	1	1
Total Balls		16	36	16	36



# iCE40 UltraLite Family Data Sheet Revision History

November 2016 Data Sheet DS1050

Date	Version	Section	Change Summary	
November 2016	1.4	DC and Switching Characteristics	Updated External Reset section. Added information on following supply sequence.	
June 2016 1.3		Introduction	Updated General Description section.  — Changed "embedded RGB PWM IP" to "hardened RGB PWM IP".  — Changed "modulation logic" to "hardened TX/RX pulse logic".  — Updated information on the use of 500 mA IR driver.	
		Updated Introduction section.  — Added "RGB LED and IR LED" to configurable Controllers.  — Added "LED" to RGB control functions.		
		Architecture	Updated Architecture Overview section.  — Changed caption to Figure 2-1, iCE40UL1K iCE40UL-1K Device, Top View.  — Changed logic blocks to PLB.  — Changed "LED sink" to "RGB and IR LED sinks, and a 100 mA Barcode emulation output".  — Corrected headings in Table 2-2, Global Buffer (GBUF) Connections to Programmable Logic Blocks.  — Updated footnote in Table 2-4, sysMEM Block Configuration.  — Updated sysIO Buffer Banks section.  — Corrected V <sub>CCIO</sub> format in Figure 2-5, I/O Bank and Programmable I/O Cell.  — Updated Typical I/O Behavior During Power-up section.  — Updated Supported Standards section.  — Updated Programmable Pull Up Resistors section.  — Updated Programmable Pull Up Resistors section.  — Changed "more than one byte" to "multiple bytes" in User I <sup>2</sup> C IP section.  — Updated High Current LED Drive I/O Pins section.  Changed heading to High Current LED Drive I/O Pins. Added LED to "high current drive". Added information on use of 500 mA IR LED. Added paragraph to reference Table 2-9.  — Changed heading to Hardened RGB PWM IP.  — Changed heading to Hardened IR Transceiver IP.	
			Updated iCE40 UltraLite Programming and Configuration section. Changed VCCIO_1 to SPI_V <sub>CCIO1</sub> in Device Programming.	
		DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Corrected $V_{\mbox{\footnotesize{PP}}\_2\mbox{\footnotesize{V5}}}$ and $V_{\mbox{\footnotesize{CCPLL}}}$ format.	
			Updated Recommended Operating Conditions section.  — Changed heading to Hardened RGB PWM IP.  — Updated footnote.	
		Removed Power-up Sequence section.		
		Added the following sections:  — Power-On Reset  — Power-Up Supply Sequencing  — External Reset		
		Updated DC Electrical Characteristics section. Revised footnote 4.		
			Updated Supply Current section.  — Changed V <sub>PP_2V5</sub> format.  — Updated footnote 5.	
			Updated Internal Oscillators (HFOSC, LFOSC) section. Added Commercial and Industrial Temp values for f <sub>CLKHF</sub> and DCH <sub>CLKHF</sub>	
			Updated Differential Comparator Electrical Characteristics section.	

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.