# E. Attice Semiconductor Corporation - ICE40UL640-SWG16ITR Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

2011110	
Product Status	Active
Number of LABs/CLBs	80
Number of Logic Elements/Cells	640
Total RAM Bits	57344
Number of I/O	10
Number of Gates	-
Voltage - Supply	1.14V ~ 1.26V
Mounting Type	Surface Mount
Operating Temperature	-40°C ~ 100°C (TJ)
Package / Case	16-XFBGA, WLCSP
Supplier Device Package	16-WLCSP (1.4x1.48)
Purchase URL	https://www.e-xfl.com/product-detail/lattice-semiconductor/ice40ul640-swg16itr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



# iCE40 UltraLite Family Data Sheet Introduction

July 2016

Data Sheet DS1050

## **General Description**

iCE40 UltraLite family is an optimum logic, smallest footprint, low I/O count ultra-low power FPGA and sensor manager with instant on capability. It is designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. The iCE40 UltraLite family includes integrated blocks to interface with virtually all mobile sensors and application processors. The iCE40 UltraLite family also features two on-chip oscillators, 10 kHz and 48 MHz. The LFOSC (10 kHz) is ideal for low power function in always-on applications, while HFOSC (48 MHz) can be used for awaken activities.

The hardened RGB PWM IP, with the three 24 mA constant current RGB LED outputs on the iCE40 UltraLite provides all the necessary logic to directly drive the service LED, without the need of external MOSFET or buffer.

The 400 mA constant current IR driver output provides a direct interface to external LED for application such as IrDA functions. Users simply implement the hardened TX/RX pulse logic that meets their needs, and connect the IR driver directly to the LED, without the need of external MOSFET or buffer. The 100 mA Barcode Emulation driver output provides a direct interface for applications such as barcode scanning. The 100 mA and 400 mA drivers can also be combined to be used as a 500 mA IR driver if higher than 400 mA current drive is required.

The iCE40 UltraLite family of devices are targeting for mobile applications to perform functions such as IrDA, Service LED, Barcode Emulation, GPIO Expander, SDIO Level Shift, and other custom functions.

The iCE40 UltraLite family features two device densities of 640 or 1K Look Up Tables (LUTs) of logic with programmable I/Os that can be used as an interface port or general purpose I/O. It also has up to 56 kbits of Block RAMs to work with user logic.

### Features

- > Flexible Logic Architecture
  - Two devices with 640 or 1K LUTs
  - Offered in 16-ball WLCSP package
  - Offered in 36-ball ucBGA package

#### > Ultra-low Power Devices

Advanced 40 nm ultra-low power proces8(w4055 l51r)11.9(a66 l.(th)4ture)]TJMC/Spa5deeInt04(o)()18(w po)18(w)15(local content of the second secon

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### > Flexible Device Configuration

- SRAM is configured through:
  - Standard SPI Interface
  - Internal Nonvolatile Configuration Memory (NVCM)
- > Ultra-Small Form Factor
  - As small as 1.409 mm x 1.409 mm

#### Applications

>

- Smartphones
- Tablets and Consumer Handheld Devices
- Handheld Industrial Devices
- Multi Sensor Management Applications
- IR remote, Barcode emulator
- RGB light control

Part Number	iCE40UL-640	iCE40UL-1K
Logic Cells (LUT + Flip-Flop)	640	1248
EBR Memory Blocks	14	14
EBR Memory Bits	56 k	56 k
PLL Block <sup>1</sup>	1	1
Hardened I2C	2	2
Hardened IR TX/RX	1	1
Hardened RGB PWM IP	1	1
HF Oscillator (48 MHz)	1	1
LF Oscillator (10 kHz)	1	1
24 mA LED Sink	3	3
100 mA LED Sink	1	1
400 mA LED Sink	1	1
Packages, ball pitch, dimension	Programmat	ble I/O Count
16-ball WLCSP, 0.35 mm, 1.409 mm x 1.409 mm	10	10
36-ball ucBGA, 0.40 mm, 2.5 mm x 2.5 mm	26	26

Table 1-1. iCE40 UltraLite Family Selection Guide

1. Only in 36-ball ucBGA package.

### Introduction

The iCE40 UltraLite devices are fabricated on a 40 nm CMOS low power process. The device architecture has several features such as user configurable RGB LED and IR LED Controllers, and two Oscillators.

The iCE40 UltraLite FPGAs are available in very small form factor packages, as small as 1.409 mm x 1.409 mm. The small form factor allows the device to easily fit into a lot of mobile applications. Table 1-1 shows the LUT densities, package and I/O pin count.

The iCE40 UltraLite devices offer I/O features such as programmable multiple value pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 UltraLite devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash, or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 UltraLite family of devices. Popular logic synthesis tools provide synthesis library support for iCE40 UltraLite. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 UltraLite device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.



Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 UltraLite FPGA family. Lattice also can provide fully verified bitstream for some of the widely used target functions in mobile device applications, such as IR remote, barcode emulator, and RGB LED control functions. Users can use these functions as offered by Lattice, or they can use the design to create their own unique required functions. For more information regarding Lattice's reference designs or fully-verified bitstreams, please contact your local Lattice representative.



# iCE40 UltraLite Family Data Sheet Architecture

#### July 2016

Data Sheet DS1050

#### **Architecture Overview**

The iCE40 UltraLite family architecture contains an array of Programmable Logic Blocks (PLB), two Oscillator Generators, two user configurable I<sup>2</sup>C controllers, and blocks of sysMEM<sup>™</sup> Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 2-1shows the block diagram of the iCE40UL-1K device.




Figure 2-1. iCE40UL-1K Device, Top View

The logic blocks, Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either PLB or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 UltraLite family, there are three sysIO banks, one on top and two at the bottom. User can connect all  $V_{CCIO}$ s together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.

The iCE40 UltraLite also includes two user I<sup>2</sup>C ports, two Oscillators, and high current RGB and IR LED sinks, and a 100 mA Barcode emulation output.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### Routing

There are many resources provided in the iCE40 UltraLite devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The Adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

#### **Clock/Control Distribution Network**

Each iCE40 UltraLite device has six global inputs, two pins on the top bank and four pins on the bottom bank

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and each drives one of the eight global buffers. The global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 2-2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Oscillator Generators (GBUF4 connects to LFOSC, GBUF5 connects to HFOSC).

Global Buffer	LUT Inputs	Clock	Reset	Clock Enable
GBUF0		Yes	Yes	
GBUF1		Yes		Yes
GBUF2		Yes	Yes	
GBUF3	Yes, any 4 of 8	Yes		Yes
GBUF4	GBUF Inputs	Yes	Yes	
GBUF5		Yes		Yes
GBUF6	1	Yes	Yes	
GBUF7		Yes		Yes

Table 2-2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

The maximum frequency for the global buffers are shown in the iCE40 UltraLite External Switching Characteristics tables later in this document.

#### **Global Hi-Z Control**

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40 UltraLite device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

#### Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40 UltraLite device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.



#### Table 2-4. sysMEM Block Configurations<sup>1</sup>

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4K)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4K)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4K)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4K)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

 For iCE40 Ultra, the primitive name without "Nxx" uses rising-edge Read and Write clocks. "NR" uses rising-edge Write clock and fallingedge Read clock. "NW" uses falling-edge Write clock and rising-edge Read clock. "NRNW" uses falling-edge clocks on both Read and Write.



#### Typical I/O Behavior During Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ , SPI\_V<sub>CCIO</sub>, and  $V_{PP_2V5}$  reach the level defined in the Power-On-Reset Voltage table in the DC and Switching Characteristics chapter of this data sheet. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins maintain the pre-configuration state until  $V_{CC}$ , SPI\_V<sub>CCIO</sub>, and  $V_{PP_2V5}$  reach the defined levels. The I/Os take on the software user-configured settings only after POR signal is deactivated and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

#### Supported Standards

The iCE40 UltraLite sysIO buffer supports both single-ended input/output standards, and used as differential comparators. The buffer supports the LVCMOS 1.8, 2.5, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 2-7 and Table 2-8 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 UltraLite devices.

#### Programmable Pull Up Resistors

The iCE40 UltraLite sysIO buffer can be configured with programmable pull up resistors on every I/O. The options are 3.3 kOhms, 6.8 kOhms, 10 kOhms or 100 kOhms (default). This feature is useful in supporting the I<sup>2</sup>C interface. The user can also use it for other purposes.

#### **Differential Comparators**

The iCE40 UltraLite devices provide differential comparator on pairs of I/O pins. These comparators are useful in some mobile applications. Please refer to the Pin Information Summary section to locate the corresponding paired I/Os with differential comparators.

#### Table 2-7. Supported Input Standards

Input Standard		V <sub>CCIO</sub> (Typical)				
input Standard	3.3 V	2.5 V	1.8 V			
Single-Ended Interfaces						
LVCMOS33	Yes					
LVCMOS25		Yes				
LVCMOS18 <sup>1</sup>			Yes			

1. Not supported in bank 0 for 16-WLCP package.

#### Table 2-8. Supported Output Standards

Output Standard	V <sub>CCIO</sub> (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3 V
LVCMOS25	2.5 V
LVCMOS181	1.8 V

1. Not supported in bank 0 for 16-WLCP package.





# iCE40 UltraLite Family Data Sheet DC and Switching Characteristics

#### November 2016

#### Data Sheet DS1050

## Absolute Maximum Ratings<sup>1, 2, 3</sup>

Supply Voltage V <sub>CC</sub>	
Output Supply Voltage V <sub>CCIO</sub> 0.5 V to 3.60 V	
NVCM Supply Voltage V <sub>PP_2V5</sub>	
PLL Supply Voltage V <sub>CCPLL</sub> 0.5 V to 1.30 V	
I/O Tri-state Voltage Applied	
Dedicated Input Voltage Applied0.5 V to 3.60 V	
Storage Temperature (Ambient)65 °C to 150 °C	
Junction Temperature (T <sub>J</sub> )	

1. Stress above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

2. Compliance with the Lattice Thermal Management document is required.

3. All voltages referenced to GND.

© 2016 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## **Recommended Operating Conditions**<sup>1</sup>

Symbol	Parameter			Max.	Units
VCC <sup>1</sup>	Core Supply	Voltage	1.14	1.26	V
		Slave SPI Configuration	1.714	3.46	V
M	VPP_2V5 NVCM Programming and Operating Supply Voltage	Master SPI Configuration	2.30	3.46	V
V <sub>PP_2V5</sub>		Configuration from NVCM	2.30	3.46	V
		NVCM Programming	2.30	3.00	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	V <sub>CCIO_0</sub> , SPI_V <sub>CCIO1</sub> , V <sub>CCIO_2</sub>	1.71	3.46	V
V <sub>CCPLL</sub>	PLL Supply V		1.14	1.26	V
t <sub>JCOM</sub>	Junction Temperature Commercial Operation		0	85	°C
t <sub>JIND</sub>	Junction Temperature Industrial Operation		-40	100	°C
t <sub>PROG</sub>	Junction Temperature N	VCM Programming	10	30	°C

 Like power supplies must be tied together if they are at the same supply voltage and they meet the power up sequence requirement. Please refer to Power-Up Supply Sequencing section. V<sub>CC</sub> and V<sub>CCPLL</sub> are recommended to tie to same supply with an RC-based noise filter between them. Please refer to TN1252, iCE40 Hardware Checklist.

2. See recommended voltages by I/O standard in subsequent table.

3.  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.

4. V<sub>PP\_2V5</sub> can, optionally, be connected to a 1.8 V (+/-5%) power supply in Slave SPI Configuration mode subject to the condition that none of the HFOSC/LFOSC and RGB LED / IR / Barcode LED driver features are used. Otherwise, V<sub>PP\_2V5</sub> must be connected to a power supply with a minimum 2.30 V level.

## Power Supply Ramp Rates<sup>1, 2</sup>

Symbol	Parameter	Min.	Max.	Units
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies.	0.6	10	V/ms

1. Assumes monotonic ramp rates.

2. Power-up sequence must be followed. Please refer to Power-Up Supply Sequencing section.

### **Power-On Reset**

All iCE40 UltraLite devices have on-chip Power-On-Reset (POR) circuitry to ensure proper initialization of the device. Only three supply rails are monitored by the POR circuitry as follows: (1)  $V_{CC}$ , (2) SPI\_ $V_{CCIO1}$  and (3)  $V_{PP_2V5}$ . All other supply pins have no effect on the power-on reset feature of the device. Note that all supply voltage pins must be connected to power supplies for normal operation (including device configuration).

## Power-Up Supply Sequencing

It is recommended to bring up the power supplies in the following order. Note that there is no specified timing delay between the power supplies, however, there is a requirement for each supply to reach a level of 0.5V, or higher, before any subsequent power supplies in the sequence are applied.

- V<sub>CC</sub> and V<sub>CCPLL</sub> should be the first two supplies to be applied. Note that these two supplies can be tied together subject to the recommendation to include a RC-based noise filter on the V<sub>CCPLL</sub> (Please refer to TN1252, iCE40 Hardware Checklist.)
- 2. **SPI\_V<sub>CCI01</sub>** should be the next supply, and can be applied any time after the previous supplies (V<sub>CC</sub> and V<sub>CCPLL</sub>) have reached as level of 0.5 V or higher.
- 3. **V<sub>PP\_2V5</sub>** should be the next supply, and can be applied any time after previous supplies (V<sub>CC</sub>, V<sub>CCPLL</sub> and SPI\_V<sub>CCIO1</sub>) have reached a level of 0.5 V or higher.
- 4. **Other Supplies** ( $V_{CCIO0}$  and  $V_{CCIO2}$ ) do not affect device power-up functionality, and they can be applied any time after the initial power supplies ( $V_{CC}$  and  $V_{CCPLL}$ ) have reached a level of 0.5 V or greater. *On the 16*



WLCSP package, VCCIO0 and VPP\_2V5 are connected to the same pin on the package, and should be powered as VPP\_2V5 in the sequence.

There is no power down sequence required. However, when partial power supplies are powered down, it is required the above sequence to be followed when these supplies are repowered up again.

## **External Reset**

When all power supplies have reached to their minimum operating voltage defined in Minimum Operation Condition Table, it is required to either keep CRESET\_B LOW, or toggle CRESET\_B from HIGH to LOW, for a duration of t<sub>CRESET\_B</sub>, and release it to go HIGH, to start configuration download from either the internal NVCM or the external Flash memory.

Figure 3-1 shows Power-Up sequence when SPI\_V<sub>CCIO1</sub> and V<sub>PP\_2V5</sub> are connected separately, and the CRESET\_B signal triggers configuration download. Figure 3-2 shows when SPI\_V<sub>CCIO1</sub> and V<sub>PP\_2V5</sub> connected together. If the supply sequence is not followed, extra peak current may be observed on the supplies during power up.

All power supplies should be powered up during configuration. Before and during configuration, the I/Os are held in tri-state. I/Os are released to user functionality once the device has finished configuration.

Figure 3-1. Power Up Sequence with SPI\_V<sub>CCIO1</sub> and V<sub>PP 2V5</sub> Not Connected Together





Figure 3-2. Power Up Sequence with All Supplies Connected Together





Units

μΑ

pf

pf

pf

pf

pf

mV

μΑ

μA

μΑ

-31

-72

-128

#### Power-On-Reset Voltage Levels<sup>1</sup>

Symbol	Parameter			Max.	Units
		V <sub>CC</sub>	0.6	1	V
V <sub>PORUP</sub>	VCC, VI _ VCCIO1, VPP_2V5/	SPI_V <sub>CCIO1</sub>	0.7	1.6	V
		V <sub>PP_2V5</sub>	0.7	1.6	V
		V <sub>CC</sub>	—	0.85	V
	Power-On-Reset ramp-down trip point (circuit monitor- ing V <sub>CC</sub> , SPI_V <sub>CCIO1</sub> , V <sub>PP 2V5</sub> )	SPI_V <sub>CCIO1</sub>	—	1.6	V
		V <sub>PP_2V5</sub>	_	1.6	V

1. These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.

## ESD Performance

 $C_1$ 

 $C_2$ 

 $C_3$ 

C₄

 $C_5$ 

I<sub>PU</sub>

Please contact Lattice Semiconductor for additional information.

### **DC Electrical Characteristics**

Internal PIO Pull-up

Current

#### Condition Symbol Parameter Min. Typ. Max. I<sub>IL,</sub> I<sub>IH</sub><sup>1, 3, 4</sup> Input or I/O Leakage $0V < V_{IN} < V_{CCIO} + 0.2 V$ +/-10 V<sub>CCIO</sub> = 3.3 V, 2.5 V, 1.8 V I/O Capacitance<sup>2</sup> 6 $V_{CC}$ = Typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V V<sub>CCIO</sub> = 3.3 V, 2.5 V, 1.8 V **Global Input Buffer** 6 Capacitance<sup>2</sup> $V_{CC}$ = Typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V V<sub>CCIO</sub> = 3.3 V, 2.5 V, 1.8 V 24 mA LED I/O Capacitance 20 \_\_\_\_ \_ $V_{CC}$ = Typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V $V_{\rm CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}$ 400 mA LED I/O Capacitance 53 $V_{CC}$ = Typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V V<sub>CCIO</sub> = 3.3 V, 2.5 V, 1.8 V 100 mA LED I/O Capacitance 20 $V_{CC}$ = Typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V V<sub>HYST</sub> Input Hysteresis V<sub>CCIO</sub> = 1.8 V, 2.5 V, 3.3 V 200

#### **Over Recommended Operating Conditions**

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

 $V_{CCIO} = 1.8 \text{ V}, 0 = < V_{IN} < = 0.65 V_{CCIO}$ 

 $V_{CCIO} = 2.5 \text{ V}, 0 = < V_{IN} < = 0.65 \text{ V}_{CCIO}$ 

 $V_{CCIO} = 3.3 \text{ V}, 0 = < V_{IN} < = 0.65 \text{ V}_{CCIO}$ 

-3

-8

-11

\_

2. T<sub>.1</sub> 25°C, f = 1.0 MHz.

3. Please refer to VIL and VIH in the sysIO Single-Ended DC Electrical Characteristics table of this document.

4. Input pins are clamped to V<sub>CCIO</sub> and GND by a diode. When input is higher than V<sub>CCIO</sub> or lower than GND, the Input Leakage current will be higher than the  $I_{II}$  and  $I_{IH}$ .



## Internal Oscillators (HFOSC, LFOSC)

Pa	Parameter Parameter Description		Spec/Recommended			Units
Symbol	Conditions		Min	Тур	Max	
4	Commercial Temp	HFOSC clock frequency ( $t_J = 0 \text{ °C}-85 \text{ °C}$ )	-10%	48	10%	MHz
f <sub>CLKHF</sub>	Industrial Temp	HFOSC clock frequency ( $t_J = -40 \text{ °C}-100 \text{ °C}$ )	-20%	48	20%	MHz
f <sub>CLKLF</sub>		LFOSC CLKK clock frequency	-10%	10	10%	kHz
	Commercial Temp	HFOSC clock frequency (t <sub>J</sub> = 0 °C–85 °C)	45	50	55	%
DCH <sub>CLKHF</sub>	Industrial Temp	HFOSC clock frequency ( $t_J = -45 \text{ °C}-100 \text{ °C}$ )	40	50	60	%
DCH <sub>CLKLF</sub>		LFOSC Duty Cycle (Clock High Period)	45	50	55	%
t <sub>WAKEUP</sub>		Delay OSC Enable to output enable delay		—	100	μs
Tsync_on		Oscillator output synchronizer delay	_		5	Cycles
Tsync_off		Oscillator output disable delay	—		5	Cycles

## sysIO Recommended Operating Conditions

	V <sub>CCIO</sub> (V)				
Standard	Min.	Тур.	Max.		
LVCMOS 3.3	3.14	3.3	3.46		
LVCMOS 2.5	2.37	2.5	2.62		
LVCMOS 1.8	1.71	1.8	1.89		

## sysIO Single-Ended DC Electrical Characteristics

Input/	V	IL	V <sub>IH</sub>		V Max	V Min	I Max	I Max				
Output Standard	Min. (V)	Max. (V)	Min. (V)	Max. (V) V <sub>OL</sub> Max. (V)		V <sub>OH</sub> Min. (V)	I <sub>OL</sub> Max. (mA)	I <sub>OH</sub> Max. (mA)				
LVCMOS 3.3	-0.3	0.8 2.0	2.0	V <sub>CCIO</sub> + 0.2V	0.4	V <sub>CCIO</sub> - 0.4	8	-8				
LV CIVICO 3.5	-0.5	0.0	2.0	2.0 VCCIO + 0.2 V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1				
LVCMOS 2.5	-0.3	0.7	1.7		0.4	V <sub>CCIO</sub> - 0.4	6	-6				
LV CIVICO 2.5	0.0	0.7	0.7	0.0	1.7	1.7	., 1.,	V <sub>CCIO</sub> + 0.2V	0.2	V <sub>CCIO</sub> - 0.2	0.1	-0.1
LVCMOS 1.8	-0.3	0.35V <sub>CCIO</sub>	0.65V <sub>CCIO</sub>	$V_{aava} \pm 0.2 V_{aava}$	0.4	V <sub>CCIO</sub> - 0.4	4	-4				
	-0.5	0.00 0.00	0.03 4 6 6 10	0.65V <sub>CCIO</sub> V <sub>CCIO</sub> + 0.2V -		V <sub>CCIO</sub> - 0.2	0.1	-0.1				

## **Differential Comparator Electrical Characteristics**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
V <sub>REF</sub>	Reference Voltage to compare, on $V_{INM}$	V <sub>CCIO</sub> = 2.5 V	0.25	V <sub>CCIO</sub> –0.25 V	V
V <sub>DIFFIN_H</sub>	Differential input HIGH (V <sub>INP</sub> - V <sub>INM</sub> )	V <sub>CCIO</sub> = 2.5 V	250	—	mV
V <sub>DIFFIN_L</sub>	Differential input LOW (V <sub>INP</sub> - V <sub>INM</sub> )	V <sub>CCIO</sub> = 2.5 V	—	-250	mV
I <sub>IN</sub>	Input Current, V <sub>INP</sub> and V <sub>INM</sub>	V <sub>CCIO</sub> = 2.5 V	-10	10	μA

## **Derating Logic Timing**

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.



## Maximum sysIO Buffer Performance<sup>1</sup>

I/O Standard	Max. Speed	Units
In	puts	•
LVCMOS33	250	MHz
LVCMOS25	250	MHz
LVCMOS18	250	MHz
LED I/O used as GPIO open drain	50	MHz
Ou	Itputs	•
LVCMOS33	250	MHz
LVCMOS25	250	MHz
LVCMOS18	155	MHz
LED I/O used as GPIO open drain	50 <sup>2</sup>	MHz

Measured with a toggling pattern.
 With external resistor from 180 Ohm to 250 Ohm and capacity of no more than 15 pF.

## iCE40 UltraLite External Switching Characteristics

#### **Over Recommended Operating Conditions**

Parameter	Description	Device	Min	Max	Units		
Global Clocks							
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All devices	—	185	MHz		
t <sub>W_GBUF</sub>	Clock Pulse Width for Global Buffer	All devices	2	—	ns		
t <sub>SKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All devices	—	500	ps		
Pin-LUT-Pin Propa	gation Delay						
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All devices	_	9.0	ns		
General I/O Pin Pa	rameters (Using Global Buffer Clock without	PLL) <sup>1</sup>	•				
t <sub>SKEW_IO</sub>	Data bus skew across a bank of IOs	All devices	—	410	ps		
t <sub>CO</sub>	Clock to Output - PIO Output Register	All devices	—	9.0	ns		
t <sub>SU</sub>	Clock to Data Setup - PIO Input Register	All devices	-0.5	—	ns		
t <sub>H</sub>	Clock to Data Hold - PIO Input Register	All devices	5.55	—	ns		
General I/O Pin Parameters (Using Global Buffer Clock with PLL)							
t <sub>COPLL</sub>	Clock to Output - PIO Output Register	All Devices	—	2.9	ns		
t <sub>SUPLL</sub>	Clock to Data Setup - PIO Input Register	All Devices	7.9	—	ns		
t <sub>HPLL</sub>	Clock to Data Hold - PIO Input Register	All Devices	-0.6	—	ns		

1. All the data is from the worst case condition.



## sysCLOCK PLL Timing

Parameter	Descriptions	Conditions	Min.	Max.	Units
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)		10	133	MHz
fout	Output Clock Frequency (PLLOUT)		16	275	MHz
f <sub>VCO</sub>	PLL VCO Frequency		533	1066	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency		10	133	MHz
AC Characterist	tics				
t <sub>DT</sub>	Output Clock Duty Cycle		40	60	%
t <sub>PH</sub>	Output Phase Accuracy		—	+/-12	deg
	Output Clock Period Jitter	f <sub>OUT</sub> >= 100 MHz	—	450	ps p-p
		f <sub>OUT</sub> < 100 MHz	—	0.05	UIPP
▲ 1.5	Output Clock Cycle-to-cycle Jitter	f <sub>OUT</sub> >= 100 MHz	—	750	ps p-p
t <sub>OPJIT</sub> <sup>1, 5</sup>		f <sub>OUT</sub> < 100 MHz	—	0.10	UIPP
	Output Clock Phase Jitter	f <sub>PFD</sub> >= 25 MHz	—	275	ps p-p
	Ouput Clock Phase Siller	f <sub>PFD</sub> < 25 MHz	—	0.05	UIPP
t <sub>W</sub>	Output Clock Pulse Width	At 90% or 10%	1.33	_	ns
tLOCK <sup>2, 3</sup>	PLL Lock-in Time		—	50	μs
t <sub>UNLOCK</sub>	PLL Unlock Time		—	50	ns
<b>↓</b> 4	Input Clock Period Jitter	$f_{PFD} \ge 20 \text{ MHz}$	—	1000	ps p-p
t <sub>IPJIT</sub> <sup>4</sup>		f <sub>PFD</sub> < 20 MHz	—	0.02	UIPP
t <sub>STABLE</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable		—	500	ns
t <sub>STABLE_PW</sub> <sup>3</sup>	LATCHINPUTVALUE Pulse Width		100	—	ns
t <sub>RST</sub>	RESET Pulse Width		10	—	ns
t <sub>RSTREC</sub>	RESET Recovery Time		10	—	μs
t <sub>DYNAMIC_WD</sub>	DYNAMICDELAY Pulse Width		100	_	VCO Cycles

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after  $t_{\mbox{LOCK}}$  for PLL reset and dynamic delay adjustment.

3. At minimum  $f_{PFD}$ . As the  $f_{PFD}$  increases the time will decrease to approximately 60% the value listed.

4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.

## SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Max.	Units
		All devices - Low Frequency (Default)	53	ms
t <sub>CONFIG</sub>	_	All devices - Medium frequency	25	ms
		All devices - High frequency	13	ms

1. Assumes sysMEM Block is initialized to an all zero pattern if they are used.

2. The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.



## sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
All Configurat	ion Modes	I I		1	1	1
<sup>t</sup> CRESET_B	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge		200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated		49	—	—	Clock Cycles
Slave SPI						
<sup>t</sup> cr_sck	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_XCK clock. During this time, the iCE40 UltraLite device is clearing its internal configuration mem- ory		1200	_	_	μs
<i>t</i>		Write	1	—	25	MHz
f <sub>MAX</sub>	CCLK clock frequency	Read <sup>1</sup>		15		MHz
t <sub>CCLKH</sub>	CCLK clock pulsewidth HIGH		20	—	—	ns
t <sub>CCLKL</sub>	CCLK clock pulsewidth LOW		20	—	—	ns
t <sub>STSU</sub>	CCLK setup time		12	—	—	ns
t <sub>STH</sub>	CCLK hold time		12	—	—	ns
t <sub>stco</sub>	CCLK falling edge to valid output		13	—	—	ns
Master SPI <sup>3</sup>					•	•
		Low Frequency (Default)	7.0	12.0	17.0	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Medium Frequency <sup>2</sup>	21.0	33.0	45.0	MHz
		High Frequency <sup>2</sup>	33.0	53.0	71.0	MHz
t <sub>MCLK</sub>	CRESET_B HIGH to first MCLK edge		1200	—	—	μs
t <sub>MTSU</sub>	MCLK setup time <sup>4</sup>		9.9			ns
t <sub>MTH</sub>	MCLK hold time		1	—	—	ns

1. Supported with 1.2 V Vcc and at 25 C.

2. Extended range fMAX Write operations support up to 53 MHz with 1.2 V VCC and at 25 C.

3. tSU and tHD timing must be met for all MCLK frequency choices

4. For considerations of SPI Master Configuration Mode, please refer to TN1248, iCE40 Programming and Configuration.



## High Current LED, IR LED and Barcode LED Drives<sup>1</sup>

Symbol	Parameter	VC	CIO = 3.	3 V	VC	CIO = 2.5	5 V
		Min.	Max.	Units	Min.	Max.	Units
I <sub>RGB_ACCURACY_FULL</sub>	RGB LED0, LED1, LED2 Sink Cur- rent Accuracy to selected current @ V <sub>PAD</sub> = 0.5 ~ 2.5 V	-12	+12	%	not allowed	not allowed	%
I <sub>RGB_ACCURACY_HALF</sub>	RGB LED0, LED1, LED2 Sink Current Accuracy to selected current @ $V_{PAD} = 0.35 \sim 2.5 V$	-14	+14	%	-14	+14	%
I <sub>RGB_MATCH</sub>	RGB LED0, LED1, LED2 Sink Cur- rent Matching among the 3 outputs @ V <sub>PAD</sub> = 0.35 ~ 2.5 V	-5	+5	%	-5	+5	%
I <sub>IR_ACCURACY_FULL</sub>	IR LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.8 V ~ 2 V	-12	+12	%	not allowed	not allowed	%
I <sub>IR_ACCURACY_HALF</sub>	IR LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.55 V ~ 2 V	-12	+12	%	-12	+12	%
IBARCODE_ACCURACY_FULL	BARCODE LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.8 V ~ 2 V	-12	+12	%	not allowed	not allowed	%
IBARCODE_ACCURACY_HALF	CY_HALF BARCODE LED Sink Current Accuracy to selected current @ V <sub>PAD</sub> = 0.55 V ~ 2 V		+12	%	not allowed	not allowed	%

1. Refer to Table 2-9 for valid current settings.

## **RGB LED Timing Specification**

SN	Symbol	Parameter		TYP	Max	Units
1	$F_{PWM_OUT_X}$ $FR_{250} = 0$	Frequency of the PWM output for color LED; When $FR_{250} = 0$		125		Hz
2	F <sub>PWM_OUT_X</sub> FR <sub>250</sub> = 1	Frequency of the PWM output for color LED; When FR <sub>250</sub> = 1		250		Hz
3	T <sub>HIGH_X</sub>	PWM High percentage for color LED.			99	%
4	T <sub>HIGH_STEP_X</sub>	PWM High percentage incremental step.		1/256		%

## **IR Transceiver IP Timing Specification**

SN	Symbol	Parameter		TYP	Max	Units
1	F <sub>IR_OUT</sub>	Frequency of the IR output	25		120	kHz
2	F <sub>IR_IN</sub>	Frequency of the IR input	25		120	kHz
3	$T_{HIGH (DUTY1/3 = 0)}$	Duty Cycle when DUTY1/3 = 0.		50		%
4	T <sub>HIGH</sub> (DUTY1/3 = 1)	Duty Cycle when DUTY1/3 = 1.		33.33		%



# iCE40 UltraLite Family Data Sheet Pinout Information

April 2016

Data Sheet DS1050

## **Signal Descriptions**

Signal Name		Function	I/O	Description
Power Supplie	s	1		
V <sub>CC</sub>		Power	_	Core Power Supply
V <sub>CCIO_0</sub> , SPI_V	CCIO1, VCCIO_2	Power		Power for I/Os in Bank 0, 1, and 2. $V_{CCIO0}$ is tied with $V_{PP_{2V5}}$ and $V_{CCIO2}$ is tied with SPI_V <sub>CCIO1</sub> in 16 WLCS package.
V <sub>PP_2V5</sub>		Power	_	Power for NVCM programming and operations
V <sub>CCPLL</sub>		Power	_	Power for PLL
GND		GROUND	_	Ground
GND_LED		GROUND	_	Ground for LED drivers. Should connect to GND on board
Configuration				
Primary	Secondary			
CRESETB	_	Configuration	I	Configuration Reset, active LOW. Include a weak internal pull-up resistor to V <sub>CCIO_2</sub> . Or actively driven externally or connect an 10K-Ohm pull-up to V <sub>CCIO_2</sub> .
PIOB_8a	CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to $V_{CCIO_2}$ . In 16 WLCS CDONE shared with PIOB_8a.
		General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
PIOB_11b	CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to $V_{CCIO_2}$ . In 36-ball ucBGA package CDONE shared with PIOB_11b.
		General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
Config SPI	·	<u> </u>		· ·
Primary	Secondary			
PIOB_16a	SPI_SCK	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs the clock to external SPI memory. In Slave SPI mode, this pin inputs the clock from external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
PIOB_14a	SPI_SO	Configuration	Output	<ul> <li>This pin is shared with device configuration. During configuration:</li> <li>In Master SPI mode, this pin outputs the command data to external SPI memory.</li> <li>In Slave SPI mode, this pin connects to the MISO pin of the external processor.</li> </ul>
		General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.

<sup>© 2016</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.





PIOB_15b	SPI_SI	Configuration	Input	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin receives data from exter- nal SPI memory. In Slave SPI mode, this pin connects to the MOSI pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function
PIOB_17b	SPI_SS_B	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs to the external SPI memory. In Slave SPI mode, this pin inputs from the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
Global Signals				
Primary	Secondary			
PIOT_22b	G0	General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G0 pin drives the GBUF0 global buffer.
PIOT_21a	G1	General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G1 pin drives the GBUF1 global buffer.
PIOB_13b	G3	General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G3 pin drives the GBUF3 global buffer.
PIOB_8a	G4	General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G4 pin drives the GBUF4 global buffer.
PIOB_7b	G5	General I/O	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/reset net. The G5 pin drives the GBUF5 global buffer.
PIOB_3b	b G6 General I/O I/	I/O	In user mode, after configuration, this pin can be pro- grammed as general I/O in user function.	
		Global	Input	Global input used for high fanout, or clock/reset net. The G6 pin drives the GBUF6 global buffer.
LED Signals				
RGB0		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be pro- grammed as open drain I/O in user function.
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be pro- grammed as open drain 24mA output to drive exter- nal LED.
RGB1		General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be pro- grammed as open drain I/O in user function.
		LED	Open-Drain Output	In user mode, with user's choice, this pin can be pro- grammed as open drain 24mA output to drive exter- nal LED.



Date	Version	Section	Change Summary
			Updated iCE40 UltraLite External Switching Characteristics section. Revised footnote.
			Updated sysCLOCK PLL Timing section. Revised t <sub>OPJIT</sub> conditions.
			Updated sysCONFIG Port Timing Specifications section. — Added footnote to Master SPI. — Added footnote to MCLK setup time. — Revised t <sub>MTSU</sub> minimum value. — Added footnotes 3 and 4.
		Supplemental Information	Updated For Further Information section. Added reference to TN1252, iCE40 Hardware Checklist.
April 2016	1.2	Introduction	Updated Features section. — Updated BGA package to ucBGA. — Corrected HF Oscillator unit in Table 1-1, iCE40 UltraLite Family Selection Guide.
		Architecture	Updated sysCLOCK Phase Locked Loops (PLLs) (sysCLOCK PLL is only supported in 36-ball ucBGA package) section. Updated BGA package to ucBGA in heading.
		DC and Switching Characteristics	Updated Recommended Operating Conditions section. Added footnote 4 regarding $V_{PP\_2V5}\!.$
		Pinout Information	Updated Signal Descriptions and Pin Information Summary sections. — Updated BGA package to ucBGA. — Changed SPI_CSN to SPI_SS_B. — Corrected minor typo errors.
		Ordering Information	Updated iCE40 UltraLite Part Number Description section. — Added shipment types. — Updated BGA package to ucBGA.
			Added Tape and Reel Quantity section.
			Updated Ordering Part Numbers section. — Added part numbers. — Updated BGA package to ucBGA.
March 2015	1.1	All	Document status changed from Preliminary to Final.
		Introduction	Updated General Description and Features sections. Changed the LFOSC frequency value from 9.7 kHz to 10 kHz.
		Architecture	Updated On-Chip Oscillator section. Changed the LFOSC frequency value from 9.7 kHz to 10 kHz.
		DC and Switching Characteristics	Updated Power-up Sequence section. Revised power-up sequence description for 16-ball WLCSP. Added Power-up Sequence table.
			Updated User I2C Specifications section. Added footnote 2.
			Updated Internal Oscillators (HFOSC, LFOSC) section. Added and revised values. Removed footnote.
			Updated Maximum sysIO Buffer Performance section. Revised value for LED I/O used as GPIO open drain.
			Updated High Current LED, IR LED and Barcode LED Drives <sup>1</sup> section. Revised values.
January 2015	1.0	All	Initial release.