



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	32MHz
Connectivity	I ² C, LINbus, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, LCD, POR, PWM, WDT
Number of I/O	54
Program Memory Size	28KB (16K x 14)
Program Memory Type	FLASH
EEPROM Size	256 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 17x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-VFQFN Exposed Pad
Supplier Device Package	64-QFN (9x9)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16f1947t-i-mr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Website at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Website; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our website at www.microchip.com to receive the most current information on all of our products.

TABLE 3-8:PIC16(L)F1946/47 MEMORY
MAP, BANK 15

		Bank 15	
	791h	LCDCON	
	792h	LCDPS	
	793h	LCDREF	
	794h	LCDCST	
	795h	LCDRL	
	796h	_	
	797h	_	
	798h	LCDSE0	
	799h	LCDSE1	
	794h	LCDSE2	
	79Rh	LCDSE3	
	70Ch	LCDSF4	
	700h	LCDSE5	
	79DH		
	79L11		
	79FII 7A0h		
	7A1h	LCDDATA1	
	7A2h	LCDDATA2	
	7A3h	LCDDATA3	
	7A4n 7A5h		
	7A6h	LCDDATA6	
	7A7h	LCDDATA7	
	7A8h	LCDDATA8	
	7A9h	LCDDATA9	
	7AAn 7ABh	LCDDATA10	
	7ACh	LCDDATA12	
	7ADh	LCDDATA13	
	7AEh	LCDDATA14	
	7 AFN 780b		
	7B0h	LCDDATA17	
	7B2h	LCDDATA18	
	7B3h	LCDDATA19	
	7B4N 7B5h		
	7B6h	LCDDATA22	
	7B7h	LCDDATA23	
	7B8h		
		Read as '0'	
	7EFh		
Lea	end:	= Unimplemented d	ata memory locations. read
	as	ʻ0'.	,

TABLE 3-9:PIC16(L)F1946/47 MEMORY
MAP, BANK 31

		Bank 31			
	F8Ch	—			
	F8Dh	—			
	F8Eh	—			
	F8Fh	—			
	F90h	—			
	F91h	—			
	F92h	—			
	F93h	—			
	F94h	_			
	F95h	—			
	F96h	—			
	F97h	—			
	F98h	—			
	F99h	—			
	F9Ah	—			
	F9Bh	—			
	F9Ch	—			
	F9Dh	—			
	F9Eh	—			
	F9Fh	—			
	FA0h	—			
	FA1h	—			
	FA2h	—			
	FA3h	—			
	FA4h	—			
	FA5h	—			
	FA6h	—			
	FA7h	—			
	FA8h	—			
	FA9h	—			
	FAAh	—			
	FABh	—			
	FDFh	—			
	FC0h	—			
	FDFh	—			
	FE0h	—			
	FE1h	_			
	FE2h	_			
	FE3h				
	FE4h	STATUS SHAD			
		WREG SHAD			
	FEOI				
	FE6N				
	FE7h				
	FE8h	FSRUL_SHAD			
	FE9h	FSRUH_SHAD			
	FEAh	FSR1L_SHAD			
	FEBh	FSR1H_SHAD			
	FECh	—			
	FEDh	STKPTR			
	FFFb	TOSI			
	FFFh	TOSH			
. '					
Lege	as '0'.				

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 7											
380h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								XXXX XXXX	xxxx xxxx
381h ⁽²⁾	INDF1	Addressing this location uses contents of FSR1H/FSR1L to address data memory (not a physical register)									XXXX XXXX
382h ⁽²⁾	PCL	Program Co	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
383h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
384h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ac	dress 0 Low	Pointer					0000 0000	uuuu uuuu
385h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ac	dress 0 High	Pointer					0000 0000	0000 0000
386h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
387h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac	dress 1 High	Pointer					0000 0000	0000 0000
388h ⁽²⁾	BSR	-	_	_		I	3SR<4:0>			0 0000	0 0000
389h ⁽²⁾	WREG	Working Re	egister							0000 0000	uuuu uuuu
38Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	iter			-000 0000	-000 0000
38Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
38Ch	LATF	PORTF Da	ta Latch							xxxx xxxx	uuuu uuuu
38Dh	LATG	_	_	LATG5	LATG4	LATG3	LATG2	LATG1	LATG0	xx xxxx	uu uuuu
38Eh	_	Unimpleme	ented							_	—
38Fh	_	Unimpleme	ented							_	—
390h	_	Unimpleme	ented							_	—
391h	_	Unimpleme	ented							_	—
392h	_	Unimpleme	ented							_	—
393h	_	Unimpleme	ented							_	—
394h	IOCBP	IOCBP7	IOCBP6	IOCBP5	IOCBP4	IOCBP3	IOCBP2	IOCBP1	IOCBP0	0000 0000	0000 0000
395h	IOCBN	IOCBN7	IOCBN6	IOCBN5	IOCBN4	IOCBN3	IOCBN2	IOCBN1	IOCBN0	0000 0000	0000 0000
396h	IOCBF	IOCBF7	IOCBF6	IOCBF5	IOCBF4	IOCBF3	IOCBF2	IOCBF1	IOCBF0	0000 0000	0000 0000
397h	_	Unimpleme	ented							_	—
398h	_	Unimplemented								_	_
399h	_	Unimplemented							_	—	
39Ah	_	Unimplemented							_	—	
39Bh	_	Unimplemented							_	_	
39Ch	_	Unimplemented							_	_	
39Dh	_	Unimplemented								_	_
39Eh	_	Unimpleme	ented							_	_
39Fh	_	Unimpleme	ented							_	_

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

3: Unimplemented, read as '1'.

INDEE	0 10. 01										
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
Bank 8											
400h ⁽²⁾	INDF0	Addressing this location uses contents of FSR0H/FSR0L to address data memory (not a physical register)								xxxx xxxx	xxxx xxxx
401h ⁽²⁾	INDF1	Addressing (not a phys	this location ical register)	uses contents	s of FSR1H/F	SR1L to addr	ess data mei	mory		XXXX XXXX	xxxx xxxx
402h ⁽²⁾	PCL	Program C	ounter (PC) L	east Significa	int Byte					0000 0000	0000 0000
403h ⁽²⁾	STATUS	_	_	_	TO	PD	Z	DC	С	1 1000	q quuu
404h ⁽²⁾	FSR0L	Indirect Dat	ta Memory Ac	dress 0 Low	Pointer					0000 0000	uuuu uuuu
405h ⁽²⁾	FSR0H	Indirect Dat	ta Memory Ac	dress 0 High	Pointer					0000 0000	0000 0000
406h ⁽²⁾	FSR1L	Indirect Dat	ta Memory Ac	dress 1 Low	Pointer					0000 0000	uuuu uuuu
407h ⁽²⁾	FSR1H	Indirect Dat	ta Memory Ac	dress 1 High	Pointer					0000 0000	0000 0000
408h ⁽²⁾	BSR	_	_	_		I	BSR<4:0>			0 0000	0 0000
409h ⁽²⁾	WREG	Working Re	egister							0000 0000	uuuu uuuu
40Ah ^(1, 2)	PCLATH	_	Write Buffer	for the upper	7 bits of the F	Program Cour	nter			-000 0000	-000 0000
40Bh ⁽²⁾	INTCON	GIE	PEIE	TMR0IE	INTE	IOCIE	TMR0IF	INTF	IOCIF	0000 000x	0000 000u
40Ch	ANSELF	ANSELF7	ANSELF6	ANSELF5	ANSELF4	ANSELF3	ANSELF2	ANSELF1	ANSELF0	1111 1111	1111 1111
40Dh	ANSELG	_	—	—	ANSELG4	ANSELG3	ANSELG2	ANSELG1	_	1 111-	1 111-
40Eh	_	Unimpleme	ented							_	_
40Fh	_	Unimpleme	ented							_	_
410h	_	Unimpleme	ented							_	—
411h	_	Unimpleme	ented							_	—
412h	_	Unimpleme	ented							_	_
413h	_	Unimpleme	ented							_	_
414h	_	Unimpleme	ented							_	—
415h	TMR4	Timer 4 Mo	dule Register							0000 0000	0000 0000
416h	PR4	Timer 4 Pe	riod Register							1111 1111	1111 1111
417h	T4CON	_		T4OUT	PS<3:0>		TMR4ON	T4CKF	PS<1:0>	-000 0000	-000 0000
418h	_	Unimpleme	ented							_	—
419h	_	Unimplemented							_	—	
41Ah	_	Unimplemented						_	—		
41Bh	_	Unimplemented							_	_	
41Ch	TMR6	Timer 6 Module Register							0000 0000	0000 0000	
41Dh	PR6	Timer 6 Pe	riod Register							1111 1111	1111 1111
41Eh	T6CON	_		T6OUT	PS<3:0>		TMR6ON	T6CKF	PS<1:0>	-000 0000	-000 0000
41Fh	_	Unimplemented							_	_	

TABLE 3-10: SPECIAL FUNCTION REGISTER SUMMARY (CONTINUED)

Legend:

x = unknown, u = unchanged, q = value depends on condition, - = unimplemented, read as '0', r = reserved. Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred to the upper byte of the program counter.

2: These registers can be addressed from any bank.

3: Unimplemented, read as '1'.

5.2.2 INTERNAL CLOCK SOURCES

The device may be configured to use the internal oscillator block as the system clock by performing one of the following actions:

- Program the FOSC<2:0> bits in Configuration Words to select the INTOSC clock source, which will be used as the default system clock upon a device Reset.
- Write the SCS<1:0> bits in the OSCCON register to switch the system clock source to the internal oscillator during run-time. See **Section 5.3 "Clock Switching"**for more information.

In **INTOSC** mode, OSC1/CLKIN is available for general purpose I/O. OSC2/CLKOUT is available for general purpose I/O or CLKOUT.

The function of the OSC2/CLKOUT pin is determined by the CLKOUTEN bit in Configuration Words.

The internal oscillator block has two independent oscillators and a dedicated Phase-Lock Loop, HFPLL that can produce one of three internal system clock sources.

- 1. The **HFINTOSC** (High-Frequency Internal Oscillator) is factory calibrated and operates at 16 MHz. The HFINTOSC source is generated from the 500 kHz MFINTOSC source and the dedicated Phase-Lock Loop, HFPLL. The frequency of the HFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- The MFINTOSC (Medium-Frequency Internal Oscillator) is factory calibrated and operates at 500 kHz. The frequency of the MFINTOSC can be user-adjusted via software using the OSCTUNE register (Register 5-3).
- 3. The **LFINTOSC** (Low-Frequency Internal Oscillator) is uncalibrated and operates at 31 kHz.

5.2.2.1 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory-calibrated 16 MHz internal clock source. The frequency of the HFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of multiple frequencies derived from the HFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal **Oscillator Clock Switch Timing**" for more information.

The HFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'.

A fast start-up oscillator allows internal circuits to power-up and stabilize before switching to HFINTOSC.

The High-Frequency Internal Oscillator Ready bit (HFIOFR) of the OSCSTAT register indicates when the HFINTOSC is running.

The High-Frequency Internal Oscillator Status Locked bit (HFIOFL) of the OSCSTAT register indicates when the HFINTOSC is running within 2% of its final value.

The High-Frequency Internal Oscillator Stable bit (HFIOFS) of the OSCSTAT register indicates when the HFINTOSC is running within 0.5% of its final value.

5.2.2.2 MFINTOSC

The Medium-Frequency Internal Oscillator (MFINTOSC) is a factory calibrated 500 kHz internal clock source. The frequency of the MFINTOSC can be altered via software using the OSCTUNE register (Register 5-3).

The output of the MFINTOSC connects to a postscaler and multiplexer (see Figure 5-1). One of nine frequencies derived from the MFINTOSC can be selected via software using the IRCF<3:0> bits of the OSCCON register. See **Section 5.2.2.7** "Internal Oscillator Clock Switch Timing" for more information.

The MFINTOSC is enabled by:

- Configure the IRCF<3:0> bits of the OSCCON register for the desired HF frequency, and
- FOSC<2:0> = 100, or
- Set the System Clock Source (SCS) bits of the OSCCON register to '1x'

The Medium-Frequency Internal Oscillator Ready bit (MFIOFR) of the OSCSTAT register indicates when the MFINTOSC is running.

FIGURE 5-7:	INTERNAL OSCILLATOR SWITCH TIMING	
SPENICEC	LFINTOSC (FISCAS and WDY disabled)	
HFINTOSC/ MEINTOSC	Orchitetter Onley ⁽³⁾ (2) cycle Bync Running	
LFINTOSC		
IRCF <3:0>	$\neq 0$ $= 0$	
System Clock		
MENEROSO	LFINTOSC (Elliver FSCM or WDT unabled)	
HFINTOSC/		
	20000 Sprin	
LFINTOSC		
IRCF <3:0>	$\neq 0$ $\chi = 0$	
System Clock		
	RENETOSCANENTOSC LENETOSC tums of univer 7457 or FLOM is enabled	
LFBROSC		
	Orability Data (¹⁷ Payata Dyrec)	
HPARTOSO/ MPINTOSO		
\$02×3:02		
System Ciopic		
Note: De	e Table 5-1, Outsiletter Swimming Deleye, for more information.	

7.1 Operation

Interrupts are disabled upon any device Reset. They are enabled by setting the following bits:

- · GIE bit of the INTCON register
- Interrupt Enable bit(s) for the specific interrupt event(s)
- PEIE bit of the INTCON register (if the Interrupt Enable bit of the interrupt event is contained in the PIE1, PIE2, PIE3 and PIE4 registers)

The INTCON, PIR1, PIR2, PIR3 and PIR4 registers record individual interrupts via interrupt flag bits. Interrupt flag bits will be set, regardless of the status of the GIE, PEIE and individual interrupt enable bits.

The following events happen when an interrupt event occurs while the GIE bit is set:

- · Current prefetched instruction is flushed
- · GIE bit is cleared
- Current Program Counter (PC) is pushed onto the stack
- Critical registers are automatically saved to the shadow registers (See "Section 7.5 "Automatic Context Saving".")
- · PC is loaded with the interrupt vector 0004h

The firmware within the Interrupt Service Routine (ISR) should determine the source of the interrupt by polling the interrupt flag bits. The interrupt flag bits must be cleared before exiting the ISR to avoid repeated interrupts. Because the GIE bit is cleared, any interrupt that occurs while executing the ISR will be recorded through its interrupt flag, but will not cause the processor to redirect to the interrupt vector.

The RETFIE instruction exits the ISR by popping the previous address from the stack, restoring the saved context from the shadow registers and setting the GIE bit.

For additional information on a specific interrupt's operation, refer to its peripheral chapter.

- Note 1: Individual interrupt flag bits are set, regardless of the state of any other enable bits.
 - 2: All interrupts will be ignored while the GIE bit is cleared. Any interrupt occurring while the GIE bit is clear will be serviced when the GIE bit is set again.

7.2 Interrupt Latency

Interrupt latency is defined as the time from when the interrupt event occurs to the time code execution at the interrupt vector begins. The latency for synchronous interrupts is 3 or 4 instruction cycles. For asynchronous interrupts, the latency is 3 to 5 instruction cycles, depending on when the interrupt occurs. See Figure 7-2 and Figure 7-3 for more details.

8.0 LOW DROPOUT (LDO) VOLTAGE REGULATOR

The PIC16F1946/47 has an internal Low Dropout Regulator (LDO) which provides operation above 3.6V. The LDO regulates a voltage for the internal device logic while permitting the VDD and I/O pins to operate at a higher voltage. There is no user enable/disable control available for the LDO, it is always active. The PIC16LF1946/47 operates at a maximum VDD of 3.6V and does not incorporate an LDO.

A device I/O pin may be configured as the LDO voltage output, identified as the VCAP pin. Although not required, an external low-ESR capacitor may be connected to the VCAP pin for additional regulator stability.

The VCAPEN bit of Configuration Words enables or disables the VCAP pin. Refer to Table 8-1.

TABLE 8-1: VCAPEN SELECT BIT

VCAPEN	Pin
0	RF0
1	No VCAP

On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor. After the cap is fully charged, the device is released from Reset. For more information on the constant current rate, refer to the LDO Regulator Characteristics Table in **Section 30.0** "**Electrical Specifications**".

TABLE 8-2: SUMMARY OF CONFIGURATION WORD WITH LDO

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
	13:8	_	—	LVP	DEBUG	_	BORV	STVREN	PLLEN	FC
CONFIGZ	7:0	-	_	_	VCAPEN	_	-	WRT1	WRT0	00

Legend: — = unimplemented locations read as '0'. Shaded cells are not used by LDO.

10.1 Independent Clock Source

The WDT derives its time base from the 31 kHz LFINTOSC internal oscillator. Time intervals in this chapter are based on a nominal interval of 1 ms. See **Section 30.0 "Electrical Specifications**" for the LFINTOSC tolerances.

10.2 WDT Operating Modes

The Watchdog Timer module has four operating modes controlled by the WDTE<1:0> bits in Configuration Words. See Table 10-1.

10.2.1 WDT IS ALWAYS ON

When the WDTE bits of Configuration Words are set to '11', the WDT is always on.

WDT protection is active during Sleep.

10.2.2 WDT IS OFF IN SLEEP

When the WDTE bits of Configuration Words are set to '10', the WDT is on, except in Sleep.

WDT protection is not active during Sleep.

10.2.3 WDT CONTROLLED BY SOFTWARE

When the WDTE bits of Configuration Words are set to '01', the WDT is controlled by the SWDTEN bit of the WDTCON register.

WDT protection is unchanged by Sleep. See Table 10-1 for more details.

TABLE 10-1:	WDT OPERATING MODES
-------------	---------------------

WDTE<1:0>	SWDTEN	Device Mode	WDT Mode
11	Х	Х	Active
10	v	Awake	Active
τU	IO X		Disabled
01	1	v	Active
UL	0	^	Disabled
00	Х	Х	Disabled

10.3 Time-Out Period

The WDTPS bits of the WDTCON register set the time-out period from 1 ms to 256 seconds (nominal). After a Reset, the default time-out period is two seconds.

10.4 Clearing the WDT

The WDT is cleared when any of the following conditions occur:

- Any Reset
- CLRWDT instruction is executed
- Device enters Sleep
- · Device wakes up from Sleep
- · Oscillator fail
- · WDT is disabled
- Oscillator Start-up Timer (OST) is running

See Table 10-2 for more information.

10.5 Operation During Sleep

When the device enters Sleep, the WDT is cleared. If the WDT is enabled during Sleep, the WDT resumes counting.

When the device exits Sleep, the WDT is cleared again. The WDT remains clear until the OST, if enabled, completes. See **Section 5.0** "Oscillator **Module (With Fail-Safe Clock Monitor)**" for more information on the OST.

When a WDT time-out occurs while the device is in Sleep, no Reset is generated. Instead, the device wakes up and resumes operation. The \overline{TO} and \overline{PD} bits in the STATUS register are changed to indicate the event. See **Section 3.0** "**Memory Organization**" and STATUS register (**Register 3-1**) for more information.

TABLE 10-2:	WDT CLEARING	CONDITIONS
-------------	--------------	------------

Conditions	WDT		
WDTE<1:0> = 00			
WDTE<1:0> = 01 and SWDTEN = 0			
WDTE<1:0> = 10 and enter Sleep	Cleared		
CLRWDT Command	- Cleareu		
Oscillator Fail Detected			
Exit Sleep + System Clock = T1OSC, EXTRC, INTOSC, EXTCLK			
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST		
Change INTOSC divider (IRCF bits)	Unaffected		

R/W-0/0	R/W-0/0	R/W-0/0	R/W/HC-0/0	R/W-x/q	R/W-0/0	R/S/HC-0/0	R/S/HC-0/0		
EEPGD	CFGS	LWLO	FREE	WRERR	WREN	WR	RD		
bit 7		·					bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	as '0'			
S = Bit can onl	y be set	x = Bit is unk	nown	-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is cle	ared	HC = Bit is cl	eared by hardw	are			
bit 7	EEPGD: Flas	h Program/Da	ta EEPROM M	emory Select	bit				
	1 = Accesses	= Accesses program space Flash memory							
hit 6	CEGS: Elash	Brogram/Data		Configuration	Soloct bit				
bit o	1 = Accesses	s Configuration	User ID and I	Device ID Rev	nisters				
	0 = Accesses	s Flash Progra	m or data EEP	ROM Memory	/				
bit 5	LWLO: Load	Write Latches	Only bit						
	If CFGS = 1 (Configuration	space) OR <u>CF</u>	GS = 0 and E	EPGD = 1 (prog	ram Flash):			
	1 = The	next WR com	mand does no	ot initiate a w	rite; only the p	rogram memoi	y latches are		
	upda ∩ = The	ated.	nand writes a v	alue from EEI	οδτη έξερατι ι	nto program m	emory latches		
	and	initiates a write	e of all the data	stored in the	program memo	ry latches.	childry lateries		
	$\frac{\text{If CFGS} = 0 \text{ a}}{1 \text{ WLO is ignored}}$	and EEPGD =	<u>0:</u> (Accessing o NR command i	data EEPRON initiates a writ	1) e to the data EE	PROM			
hit 4	FREE Progra	am Flash Fras	e Enable bit						
	If CFGS = 1 (Configuration :	space) OR CF(GS = 0 and El	EPGD = 1 (prog	ram Flash):			
	1 = Perfo	orms an eras	e operation o	n the next \	NR command	(cleared by h	ardware after		
	com	pletion of eras	e).						
	0 = Perio	orms a write of	peration on the	next WR con	nmand.				
	If EEPGD = 0	and CFGS =	0: (Accessing	data EEPRO	<u>(M)</u>				
	FREE is ignor	red. The next \	VR command v	will initiate bot	th a erase cycle	and a write cyc	le.		
bit 3	WRERR: EEF	PROM Error FI	ag bit						
	1 = Condition	n indicates an	improper prog	ram or erase	sequence atter	mpt or termina	tion (bit is set		
	0 = The prog	ram or erase o	peration comp	leted normally	к ы.). V.				
bit 2	WREN: Progr	ram/Erase Ena	ible bit		,-				
	1 = Allows pr	ogram/erase o	cycles						
	0 = Inhibits p	rogramming/e	rasing of progra	am Flash and	data EEPROM				
bit 1	WR: Write Co	ontrol bit							
	1 = Initiates a	a program Flas	h or data EEPI	ROM program	n/erase operation	n.			
	The WR	bit can only be	set (not cleare	is cleared by ed) in software	hardware once	operation is co	mpiete.		
	0 = Program/	/erase operatio	on to the Flash	or data EEPR	ROM is complete	and inactive.			
bit 0	RD: Read Co	ntrol bit							
	1 = Initiates a	an program F	lash or data E	EPROM read	d. Read takes	one cycle. RD	is cleared in		
	hardware	e. The RD bit c	an only be set	(not cleared) i	in software.				
		i initiate a prog	an Fiash of Q	aia EEPRUM	udia redu.				

REGISTER 11-5: EECON1: EEPROM CONTROL 1 REGISTER

U-0	U-0	R/W-1/1	U-0	R/W-1/1	R/W-1/1	R/W-1/1	R/W-1/1		
	—	ANSA5		ANSA3	ANSA2	ANSA1	ANSA0		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'					
u = Bit is unch	u = Bit is unchanged x = Bit is unknown			-n/n = Value at POR and BOR/Value at all other Resets					
'1' = Bit is set		'0' = Bit is clea	ared						
bit 7-6	Unimplemen	ted: Read as '	0'						
bit 5	ANSA5: Analog Select between Analog or Digital Function on pins RA<5>, respectively								
	0 = Digital I/0	O. Pin is assigr	ned to port or d	ligital special fu	inction.				
	1 = Analog input. Pin is assigned as analog input ⁽¹⁾ . Digital input buffer disabled.								

REGISTER 12-5: ANSELA: PORTA ANALOG SELECT REGISTER

bit 4	Unimplemented: Read as '0'

bit 3-0 **ANSA<3:0>**: Analog Select between Analog or Digital Function on pins RA<3:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function. 1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
ADCON0	—			CHS<4:0>			GO/DONE	ADON	161
ADCON1	ADFM		ADCS<2:0>			—	ADPRE	F<1:0>	162
ANSELA	—	—	ANSA5	—	ANSA3	ANSA2	ANSA1	ANSA0	126
CPSCON0	CPSON	CPSRM	_	—	CPSRNG1	CPSRNG0	CPSOUT	TOXCS	322
CPSCON1	—	—	-		CPSCH<4:0>				
DACCON0	DACEN	DACLPS	DACOE		DACPSS<1:0>			DACNSS	171
LATA	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	125
LCDSE1	SE15	SE14	SE13	SE12	SE11	SE10	SE9	SE8	330
LCDSE2	SE23	SE22	SE21	SE20	SE19	SE18	SE17	SE16	330
LCDSE4	SE39	SE38	SE37	SE36	SE35	SE34	SE33	SE32	330
OPTION_REG	WPUEN	INTEDG	TMR0CS	TMR0SE	PSA		PS<2:0>		188
PORTA	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	125
TRISA	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	125

TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

TABLE 12-4: SUMMARY OF CONFIGURATION WORD WITH PORTA

Name	Bits	Bit -/7	Bit -/6	Bit 13/5	Bit 12/4	Bit 11/3	Bit 10/2	Bit 9/1	Bit 8/0	Register on Page
0015104	13:8	_	_	FCMEN	IESO	CLKOUTEN	BOREN<1:0> FOSC<2:0>		CPD	54
CONFIGT	7:0	CP	MCLRE	PWRTE	WDTE	E<1:0>				54

Legend: — = unimplemented location, read as '0'. Shaded cells are not used by PORTA.

REGISTER 12-18:	LATE: PORTE DATA LATCH REGISTER
-----------------	---------------------------------

R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u	R/W-x/u
LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0
bit 7		·					bit 0
Legend:							
R = Readable b	oit	W = Writable b	oit	U = Unimplem	nented bit, read a	as '0'	
u = Bit is uncha	nged	x = Bit is unkn	own	-n/n = Value at POR and BOR/Value at all other Res			er Resets
'1' = Bit is set		'0' = Bit is clea	ared				

bit 7-0 LATE<7:0>: PORTE Output Latch Value bits⁽¹⁾

Note 1: Writes to PORTE are actually written to corresponding LATE register. Reads from PORTE register is return of actual I/O pin values.

REGISTER 12-19: ANSELE: PORTE ANALOG SELECT REGISTER

| R/W-1 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| — | — | — | — | — | ANSE2 | ANSE1 | ANSE0 |
| bit 7 | | | | | | | bit 0 |
| | | | | | | | |

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
u = bit is unchanged	x = Bit is unknown	-n/n = Value at POR and BOR/Value at all other Resets
'1' = Bit is set	'0' = Bit is cleared	

bit 7-0 **ANSE<7:0>**: Analog Select between Analog or Digital Function on Pins RE<7:0>, respectively 0 = Digital I/O. Pin is assigned to port or digital special function.

1 = Analog input. Pin is assigned as analog input⁽¹⁾. Digital input buffer disabled.

Note 1: When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to allow external control of the voltage on the pin.

TABLE 12-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Register on Page
APFCON	P3CSEL	P3BSEL	P2DSEL	P2CSEL	P2BSEL	CCP2SEL	P1CSEL	P1BSEL	123
ANSELE	—	—	—	—	—	ANSE2	ANSE1	ANSE0	138
CCPxCON	PxM<	1:0> (1)	DCxB	DCxB<1:0> CCPxM<3:0>		CCPxM<3:0>			227
LATE	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	138
LCDCON	LCDEN	SLPEN	WERR	—	CS<	:1:0>	LMUX	<1:0>	326
LCDREF	LCDIRE	LCDIRS	LCDIRI	—	VLCD3PE	VLCD2PE	VLCD1PE	—	328
LCDSE2	SE31	SE30	SE29	SE28	SE27	SE26	SE25	SE24	330
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	137
TRISE	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	137

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTE.

Note 1: Applies to ECCP modules only.

U-0	U-0	U-0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-1/1			
	—	—	STRxSYNC	STRxD	STRxC	STRxB	STRxA			
bit 7							bit 0			
Legend:										
R = Readable bitW = Writable bitU = Unimplemented bit, read as f						d as '0'				
u = Bit is u	unchanged	x = Bit is unk	nown	-n/n = Value a	at POR and BC	R/Value at all	other Resets			
'1' = Bit is	set	ʻ0' = Bit is cle	eared							
bit 7-5	Unimpleme	Unimplemented: Read as '0'								
bit 4	STRxSYNC	STRxSYNC: Steering Sync bit								
	1 = Output steering update occurs on next PWM period									
		steering update	occurs at the be	eginning of the	e instruction cyc	le boundary				
bit 3	STRxD: Ste	ering Enable b	t D			1.0				
	$\perp = PxD pin$	has the PWM	waveform with p	olarity control		1:0>				
hit O										
DILZ	3 FXC: Site	bas the DM/M	l C		from CCDvM<	1.0>				
	1 = PxC pin 0 = PxC pin	is assigned to	nort nin			1.0-				
hit 1	STRyB. Ste	ering Enable bi	t B							
	1 = P x B n i n	has the PWM	vaveform with n	olarity control	from CCPxM<	1.0>				
	0 = P x B p i n	is assigned to	port pin	olarity control						
bit 0	STRxA: Ste	ering Enable bi	t A							
	1 = PxA pin	has the PWM	waveform with p	olarity control	from CCPxM<	1:0>				
	0 = PxA pin	is assigned to	, port pin	,						
Note 1:	The PWM Steeri	ng mode is ava	ilable only when	the CCPxCO	N register bits	CCPxM<3:2> =	= 11 and			

REGISTER 23-6: PSTRxCON: PWM STEERING CONTROL REGISTER⁽¹⁾

© 2010-2016 Microchip Technology Inc.

PxM<1:0> = 00.

R/C/HS-0/0	R/C/HS-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0	R/W-0/0		
WCOL	SSPOV	SSPEN	CKP		SSPM	1<3:0>			
bit 7				-			bit 0		
Legend:									
R = Readable bi	it	W = Writable bi	t	U = Unimplemented bit, read as '0'					
u = Bit is unchar	nged	x = Bit is unkno	wn	-n/n = Value at	POR and BOR/V	alue at all other l	Resets		
'1' = Bit is set		'0' = Bit is cleare	ed	HS = Bit is set	by hardware	C = User cleare	ed		
bit 7	WCOL: Write C <u>Master mode:</u> 1 = A write to be started 0 = No collisio <u>Slave mode:</u> 1 = The SSPxf 0 = No collisio	Collision Detect bi the SSPxBUF re in BUF register is wri n	t gister was atte tten while it is si	mpted while the l	² C conditions we previous word (mu	ere not valid for a ust be cleared in so	transmission to oftware)		
bit 6	SSPOV: Receive In SPI mode: 1 = A new byte in SSPxSF if only trans tion (and tr 0 = No overflo In l^2C mode: 1 = A byte is r Transmit m 0 = No overflo	ve Overflow Indice e is received while R is lost. Overflow of smitting data, to av ransmission) is initi w received while the node (must be clow	ator bit ⁽¹⁾ the SSPxBUF can only occur i void setting ove tiated by writing e SSPxBUF re eared in softwa	register is still hol in Slave mode. In S rflow. In Master m to the SSPxBUF gister is still hold are).	ding the previous Slave mode, the us ode, the overflow b register (must be ing the previous	data. In case of or ser must read the bit is not set since cleared in softwar byte. SSPOV is a	verflow, the data SSPxBUF, even each new recep- re). a "don't care" in		
bit 5	 SSPEN: Synchronous Serial Port Enable bit In both modes, when enabled, these pins must be properly configured as input or output In SPI mode: = Enables serial port and configures SCKx, SDOx, SDIx and SSx as the source of the serial port pins⁽²⁾ = Disables serial port and configures these pins as I/O port pins In I²C mode: = Enables the serial port and configures the SDAx and SCLx pins as the source of the serial port pins⁽³⁾ = Disables serial port and configures these pins as I/O port pins = Disables serial port and configures these pins as I/O port pins = Disables the serial port and configures these pins as I/O port pins = Disables serial port and configures these pins as I/O port pins = Disables the serial port and configures these pins as I/O port pins = Disables the serial port and configures these pins as I/O port pins								
bit 4	CKP: Clock Po In SPI mode: 1 = Idle state for 0 = Idle state for In I2C Slave mode SCLx release of 1 = Enable clock 0 = Holds clock In I2C Master m Unused in this in	larity Select bit or clock is a high or clock is a low le ode: control ck low (clock streto <u>rode:</u> mode	level evel h). (Used to en	nsure data setup	time.)				

REGISTER 24-2: SSPxCON1: SSPx CONTROL REGISTER 1

V_3 V_2 COM1 COM0 pin V_1 V_0 V_3 COM0- V_2 COM1 pin V_1 V₀ V_3 V_2 SEG0 pin V_1 V_0 V_3 SEG3 — V_2 SEG1 SEG0 SEG2 SEG1 pin V_1 V_0 V_3 V_2 V_1 COM0-SEG0 V_0 segment voltage -V₁ (active) $-V_2$ -V₃ V_3 V_2 V_1 V₀ COM0-SEG1 segment voltage -V₁ (inactive) -V₂ 1 Frame -V₃ 1 Segment Time Note: 1 Frame = 2 single-segment times.



© 2010-2016 Microchip Technology Inc.

CALL	Call Subroutine
Syntax:	[<i>label</i>] CALL k
Operands:	$0 \leq k \leq 2047$
Operation:	(PC)+ 1 \rightarrow TOS, k \rightarrow PC<10:0>, (PCLATH<6:3>) \rightarrow PC<14:11>
Status Affected:	None
Description:	Call Subroutine. First, return address (PC + 1) is pushed onto the stack. The 11-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a 2-cycle instruc- tion.

CLRWDT	Clear Watchdog Timer
Syntax:	[label] CLRWDT
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow \underline{WDT} \text{ prescaler,} \\ 1 \rightarrow \underline{TO} \\ 1 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits $\overline{\text{TO}}$ and $\overline{\text{PD}}$ are set.

CALLW	Subroutine Call With W	
Syntax:	[label] CALLW	
Operands:	None	
Operation:	(PC) +1 → TOS, (W) → PC<7:0>, (PCLATH<6:0>) → PC<14:8>	
Status Affected:	None	
Description:	Subroutine call with W. First, the return address (PC + 1) is pushed onto the return stack. Then, the contents of W is loaded into PC<7:0>, and the contents of PCLATH into PC<14:8>. CALLW is a 2-cycle instruction.	

COMF	Complement f	
Syntax:	[<i>label</i>] COMF f,d	
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	$(\overline{f}) \rightarrow (destination)$	
Status Affected:	Z	
Description:	The contents of register 'f' are com- plemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.	

CLRF	Clear f
Syntax:	[label] CLRF f
Operands:	$0 \leq f \leq 127$
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	The contents of register 'f' are cleared and the Z bit is set.

CLRW	Clear W	
Syntax:	[label] CLRW	
Operands:	None	
Operation:	$\begin{array}{l} \text{00h} \rightarrow (\text{W}) \\ \text{1} \rightarrow \text{Z} \end{array}$	
Status Affected:	Z	
Description:	W register is cleared. Zero bit (Z) is set.	

DECF	Decrement f
Syntax:	[<i>label</i>] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	(f) - 1 \rightarrow (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

RRF	Rotate Right f through Carry	
Syntax:	[<i>label</i>] RRF f,d	
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$	
Operation:	See description below	
Status Affected:	С	
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.	



SUBLW	Subtract W from literal	
Syntax:	[<i>label</i>] SUBLW k	
Operands:	$0 \leq k \leq 255$	
Operation:	$k - (W) \rightarrow (W)$	
Status Affected:	C, DC, Z	
Description:	The W register is subtracted (2's com- plement method) from the 8-bit literal 'k'. The result is placed in the W regis- ter.	
	C = 0 W > k	
	$C = 1$ $W \le k$	

DC = 0

DC = 1

W<3:0> > k<3:0>

 $W<3:0> \le k<3:0>$

SLEEP	Enter Sleep mode
Syntax:	[<i>label</i>] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{WDT} \text{ prescaler}, \\ 1 \rightarrow \underline{TO}, \\ 0 \rightarrow \overline{PD} \end{array}$
Status Affected:	TO, PD
Description:	The power-down Status bit, $\overline{\text{PD}}$ is cleared. Time-out Status bit, $\overline{\text{TO}}$ is set. Watchdog Timer and its pres- caler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SUBWF	Subtract W	from f
Syntax:	[label] SU	IBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	
Operation:	(f) - (W) \rightarrow (destination)	
Status Affected:	C, DC, Z	
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f.	
	C = 0	W > f
	C = 1	$W \leq f$
	DC = 0	W<3:0> > f<3:0>
	DC = 1	W<3:0> ≤ f<3:0>

SUBWFB	Subtract W from f with Borrow
Syntax:	SUBWFB f {,d}
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$
Operation:	$(f) - (W) - (\overline{B}) \rightarrow dest$
Status Affected:	C, DC, Z
Description:	Subtract W and the BORROW flag (CARRY) from register 'f' (2's comple- ment method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.











FIGURE 31-46: IPD, CAPACITIVE SENSING (CPS) MODULE, HIGH-CURRENT RANGE, CPSRM = 0, PIC16F1946/47 ONLY

