



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

| Product Status             | Active  |
|----------------------------|---|
| Core Processor             | e200z6  |
| Core Size                  | 32-Bit Single-Core  |
| Speed                      | 132MHz  |
| Connectivity               | CANbus, EBI/EMI, Ethernet, SCI, SPI                                   |
| Peripherals                | DMA, POR, PWM, WDT  |
| Number of I/O              | 238   |
| Program Memory Size        | 2MB (2M × 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 80K x 8   |
| Voltage - Supply (Vcc/Vdd) | 1.35V ~ 1.65V   |
| Data Converters            | A/D 40x12b  |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 125°C (TA)  |
| Mounting Type              | Surface Mount   |
| Package / Case             | 324-BBGA  |
| Supplier Device Package    | 324-PBGA (23x23)  |
| Purchase URL               | https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5567mvz132 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



- $^2$  The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.
- <sup>3</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 135 MHz parts allow for 132 MHz system clock + 2% FM.

# **3** Electrical Characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MCU.

# 3.1 Maximum Ratings

| Spec | Characteristic   | Symbol                               | Min.                                   | Max.                                 | Unit |
|------|--|--------------------------------------|--|--------------------------------------|------|
| 1    | 1.5 V core supply voltage <sup>2</sup>   | V <sub>DD</sub>                      | -0.3                                   | 1.7                                  | V    |
| 2    | Flash program/erase voltage  | V <sub>PP</sub>                      | -0.3                                   | 6.5                                  | V    |
| 4    | Flash read voltage   | V <sub>FLASH</sub>                   | -0.3                                   | 4.6                                  | V    |
| 5    | SRAM standby voltage   | V <sub>STBY</sub>                    | -0.3                                   | 1.7                                  | V    |
| 6    | Clock synthesizer voltage  | V <sub>DDSYN</sub>                   | -0.3                                   | 4.6                                  | V    |
| 7    | 3.3 V I/O buffer voltage   | V <sub>DD33</sub>                    | -0.3                                   | 4.6                                  | V    |
| 8    | Voltage regulator control input voltage  | V <sub>RC33</sub>                    | -0.3                                   | 4.6                                  | V    |
| 9    | Analog supply voltage (reference to V <sub>SSA</sub> )   | V <sub>DDA</sub>                     | -0.3                                   | 5.5                                  | V    |
| 10   | I/O supply voltage (fast I/O pads) <sup>3</sup>  | V <sub>DDE</sub>                     | -0.3                                   | 4.6                                  | V    |
| 11   | I/O supply voltage (slow and medium I/O pads) <sup>3</sup>   | V <sub>DDEH</sub>                    | -0.3                                   | 6.5                                  | V    |
| 12   | DC input voltage <sup>4</sup><br>V <sub>DDEH</sub> powered I/O pads<br>V <sub>DDE</sub> powered I/O pads | V <sub>IN</sub>                      | -1.0 <sup>5</sup><br>-1.0 <sup>5</sup> | 6.5 <sup>6</sup><br>4.6 <sup>7</sup> | V    |
| 13   | Analog reference high voltage (reference to V <sub>RL</sub> )  | V <sub>RH</sub>                      | -0.3                                   | 5.5                                  | V    |
| 14   | $V_{SS}$ to $V_{SSA}$ differential voltage   | $V_{SS} - V_{SSA}$                   | -0.1                                   | 0.1                                  | V    |
| 15   | V <sub>DD</sub> to V <sub>DDA</sub> differential voltage   | V <sub>DD</sub> – V <sub>DDA</sub>   | $-V_{DDA}$                             | V <sub>DD</sub>                      | V    |
| 16   | V <sub>REF</sub> differential voltage  | V <sub>RH</sub> – V <sub>RL</sub>    | -0.3                                   | 5.5                                  | V    |
| 17   | V <sub>RH</sub> to V <sub>DDA</sub> differential voltage   | V <sub>RH</sub> – V <sub>DDA</sub>   | -5.5                                   | 5.5                                  | V    |
| 18   | V <sub>RL</sub> to V <sub>SSA</sub> differential voltage   | V <sub>RL</sub> – V <sub>SSA</sub>   | -0.3                                   | 0.3                                  | V    |
| 19   | V <sub>DDEH</sub> to V <sub>DDA</sub> differential voltage   | V <sub>DDEH</sub> – V <sub>DDA</sub> | –V <sub>DDA</sub>                      | V <sub>DDEH</sub>                    | V    |
| 20   | $V_{DDF}$ to $V_{DD}$ differential voltage   | $V_{DDF} - V_{DD}$                   | -0.3                                   | 0.3                                  | V    |
| 21   | $V_{\text{RC33}}$ to $V_{\text{DDSYN}}$ differential voltage spec has been moved to                      | Table 9 DC Electric                  | al Specificatio                        | ons, Spec 43a.                       |      |
| 22   | $V_{SSSYN}$ to $V_{SS}$ differential voltage   | $V_{\rm SSSYN} - V_{\rm SS}$         | -0.1                                   | 0.1                                  | V    |
| 23   | V <sub>RCVSS</sub> to V <sub>SS</sub> differential voltage   | V <sub>RCVSS</sub> – V <sub>SS</sub> | -0.1                                   | 0.1                                  | V    |
| 24   | Maximum DC digital input current <sup>8</sup><br>(per pin, applies to all digital pins) <sup>4</sup>     | I <sub>MAXD</sub>                    | -2                                     | 2                                    | mA   |
| 25   | Maximum DC analog input current <sup>9</sup><br>(per pin, applies to all analog pins)                    | I <sub>MAXA</sub>                    | -3                                     | 3                                    | mA   |

### Table 2. Absolute Maximum Ratings <sup>1</sup>



The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

### **References:**

Semiconductor Equipment and Materials International 3081 Zanker Rd. San Jose, CA., 95134 (408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the web at http://www.jedec.org.

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. G. Kromann, S. Shidore, and S. Addison, "Thermal Modeling of a PBGA for Air-Cooled Applications," Electronic Packaging and Production, pp. 53–58, March 1998.
- 3. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

## 3.3 Package

The MPC5567 is available in packaged form. Read the package options in Section 2, "Ordering Information." Refer to Section 4, "Mechanicals," for pinouts and package drawings.

# 3.4 EMI (Electromagnetic Interference) Characteristics

| Spec | Characteristic  | Minimum | Typical | Maximum                            | Unit |
|------|---|---------|---------|------------------------------------|------|
| 1    | Scan range  | 0.15    | —       | 1000                               | MHz  |
| 2    | Operating frequency   | _       | —       | f <sub>MAX</sub>                   | MHz  |
| 3    | V <sub>DD</sub> operating voltages  |         | 1.5     | _                                  | V    |
| 4    | V <sub>DDSYN</sub> , V <sub>RC33</sub> , V <sub>DD33</sub> , V <sub>FLASH</sub> , V <sub>DDE</sub> operating voltages | _       | 3.3     | _                                  | V    |
| 5    | V <sub>PP</sub> , V <sub>DDEH</sub> , V <sub>DDA</sub> operating voltages   | _       | 5.0     | _                                  | V    |
| 6    | Maximum amplitude   | _       | —       | 14 <sup>2</sup><br>32 <sup>3</sup> | dBuV |
| 7    | Operating temperature   |         | —       | 25                                 | °C   |

Table 4. EMI Testing Specifications <sup>1</sup>

<sup>1</sup> EMI testing and I/O port waveforms per SAE J1752/3 issued 1995-03. Qualification testing was performed on the MPC5554 and applied to the MPC5500 family as generic EMI performance data.

<sup>2</sup> Measured with the single-chip EMI program.

<sup>3</sup> Measured with the expanded EMI program.



# 3.5 ESD (Electromagnetic Static Discharge) Characteristics

| Characteristic                            | Symbol | Value             | Unit   |
|---|--------|-------------------|--------|
| ESD for human body model (HBM)            |        | 2000              | V      |
|   | R1     | 1500              | Ω      |
|   | С      | 100               | pF     |
| ESD for field induced charge model (EDCM) |        | 500 (all pins)    |        |
|   |        | 750 (corner pins) | V      |
| Number of pulses per pin:                 |        |                   |        |
| Positive pulses (HBM)                     | —      | 1                 | —      |
| Negative pulses (HBM)                     | —      | 1                 | —      |
| Interval of pulses                        |        | 1                 | second |

Table 5. ESD Ratings <sup>1, 2</sup>

<sup>1</sup> All ESD testing conforms to CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

<sup>2</sup> Device failure is defined as: 'If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature.

## 3.6 Voltage Regulator Controller (V<sub>RC</sub>) and Power-On Reset (POR) Electrical Specifications

The following table lists the  $V_{RC}$  and POR electrical specifications:

| Spec | Charact  | eristic   | Symbol                           | Min.                     | Max.                         | Units |
|------|--|---|----------------------------------|--------------------------|------------------------------|-------|
| 1    | 1.5 V (V <sub>DD</sub> ) POR <sup>1</sup>  | Negated (ramp up)<br>Asserted (ramp down)   | V <sub>POR15</sub>               | 1.1<br>1.1               | 1.35<br>1.35                 | V     |
| 2    | 3.3 V (V <sub>DDSYN</sub> ) POR <sup>1</sup>   | Asserted (ramp up)<br>Negated (ramp up)<br>Asserted (ramp down)<br>Negated (ramp down)                                  | V <sub>POR33</sub>               | 0.0<br>2.0<br>2.0<br>0.0 | 0.30<br>2.85<br>2.85<br>0.30 | V     |
| 3    | RESET pin supply<br>(V <sub>DDEH6</sub> ) POR <sup>1, 2</sup>  | Negated (ramp up)<br>Asserted (ramp down)   | V <sub>POR5</sub>                | 2.0<br>2.0               | 2.85<br>2.85                 | V     |
| 4    |  | Before V <sub>RC</sub> allows the pass transistor to start turning on   | V <sub>TRANS_START</sub>         | 1.0                      | 2.0                          | V     |
| 5    | V <sub>RC33</sub> voltage  | RC33 voltage When V <sub>RC</sub> allows the pass<br>transistor to completely turn on <sup>3, 4</sup>                   |                                  | 2.0                      | 2.85                         | V     |
| 6    |  | When the voltage is greater than the voltage at which the $V_{RC}$ keeps the 1.5 V supply in regulation <sup>5, 6</sup> | V <sub>VRC33REG</sub>            | 3.0                      | _                            | V     |
|      | Current can be sourced   | -40° C  |                                  | 11.0                     | _                            | mA    |
| 7    | by V <sub>RCCTL</sub> at Tj:   | 25° C   | I <sub>VRCCTL</sub> <sup>7</sup> | 9.0                      | —                            | mA    |
|      | 150° C   |   |                                  | 7.5                      | _                            | mA    |
| 8    | Voltage differential during power up su $V_{DD33}$ can lag $V_{DDSYN}$ or $V_{DDEH6}$ before $V_{POR33}$ and $V_{POR5}$ minimums respectively. | uch that:<br>bre V <sub>DDSYN</sub> and V <sub>DDEH6</sub> reach the<br>ively.  | V <sub>DD33_LAG</sub>            | _                        | 1.0                          | V     |

### Table 6. V<sub>RC</sub> and POR Electrical Specifications



# 3.7.1 Input Value of Pins During POR Dependent on V<sub>DD33</sub>

When powering up the device,  $V_{DD33}$  must not lag the latest  $V_{DDSYN}$  or RESET power pin ( $V_{DDEH6}$ ) by more than the  $V_{DD33}$  lag specification listed in Table 6, spec 8. This avoids accidentally selecting the bypass clock mode because the internal versions of PLLCFG[0:1] and RSTCFG are not powered and therefore cannot read the default state when POR negates.  $V_{DD33}$  can lag  $V_{DDSYN}$  or the RESET power pin ( $V_{DDEH6}$ ), but cannot lag both by more than the  $V_{DD33}$  lag specification. This  $V_{DD33}$  lag specification applies during power up only.  $V_{DD33}$  has no lead or lag requirements when powering down.

# 3.7.2 Power-Up Sequence (V<sub>RC33</sub> Grounded)

The 1.5 V V<sub>DD</sub> power supply must rise to 1.35 V before the 3.3 V V<sub>DDSYN</sub> power supply and the RESET power supply rises above 2.0 V. This ensures that digital logic in the PLL for the 1.5 V power supply does not begin to operate below the specified operation range lower limit of 1.35 V. Because the internal 1.5 V POR is disabled, the internal 3.3 V POR or the RESET power POR must hold the device in reset. Since they can negate as low as 2.0 V, V<sub>DD</sub> must be within specification before the 3.3 V POR and the RESET POR negate.



Figure 3. Power-Up Sequence (V<sub>RC33</sub> Grounded)

# 3.7.3 Power-Down Sequence (V<sub>RC33</sub> Grounded)

The only requirement for the power-down sequence with  $V_{RC33}$  grounded is if  $V_{DD}$  decreases to less than its operating range,  $V_{DDSYN}$  or the RESET power must decrease to less than 2.0 V before the  $V_{DD}$  power increases to its operating range. This ensures that the digital 1.5 V logic, which is reset only by an ORed POR and can cause the 1.5 V supply to decrease less than its specification value, resets correctly. See Table 6, footnote 1.



# 3.8 DC Electrical Specifications

## Table 9. DC Electrical Specifications ( $T_A = T_L$ to $T_H$ )

| Spec | Characteristic   | Symbol             | Min  | Max.   | Unit                 |
|------|--|--------------------|--|--|----------------------|
| 1    | Core supply voltage (average DC RMS voltage)   | V <sub>DD</sub>    | 1.35   | 1.65   | V                    |
| 2    | Input/output supply voltage (fast input/output) <sup>1</sup>   | V <sub>DDE</sub>   | 1.62   | 3.6  | V                    |
| 3    | Input/output supply voltage (slow and medium input/output)   | V <sub>DDEH</sub>  | 3.0  | 5.25   | V                    |
| 4    | 3.3 V input/output buffer voltage  | V <sub>DD33</sub>  | 3.0  | 3.6  | V                    |
| 5    | Voltage regulator control input voltage  | V <sub>RC33</sub>  | 3.0  | 3.6  | V                    |
| 6    | Analog supply voltage <sup>2</sup>   | V <sub>DDA</sub>   | 4.5  | 5.25   | V                    |
| 8    | Flash programming voltage <sup>3</sup>   | V <sub>PP</sub>    | 4.5  | 5.25   | V                    |
| 9    | Flash read voltage   | V <sub>FLASH</sub> | 3.0  | 3.6  | V                    |
| 10   | SRAM standby voltage <sup>4</sup>  | V <sub>STBY</sub>  | 0.8  | 1.2  | V                    |
| 11   | Clock synthesizer operating voltage  | V <sub>DDSYN</sub> | 3.0  | 3.6  | V                    |
| 12   | Fast I/O input high voltage  | V <sub>IH_F</sub>  | $0.65 \times V_{DDE}$                            | V <sub>DDE</sub> + 0.3                           | V                    |
| 13   | Fast I/O input low voltage   | V <sub>IL_F</sub>  | V <sub>SS</sub> – 0.3                            | $0.35 \times V_{DDE}$                            | V                    |
| 14   | Medium and slow I/O input high voltage   | V <sub>IH_S</sub>  | $0.65 \times V_{DDEH}$                           | V <sub>DDEH</sub> + 0.3                          | V                    |
| 15   | Medium and slow I/O input low voltage  | V <sub>IL_S</sub>  | V <sub>SS</sub> – 0.3                            | $0.35 \times V_{DDEH}$                           | V                    |
| 16   | Fast input hysteresis  | V <sub>HYS_F</sub> | 0.1 ×  | V  |                      |
| 17   | Medium and slow I/O input hysteresis   | V <sub>HYS_S</sub> | $0.1 \times V_{DDEH}$                            |  | V                    |
| 18   | Analog input voltage   | V <sub>INDC</sub>  | $V_{SSA} - 0.3$                                  | V <sub>DDA</sub> + 0.3                           | V                    |
| 19   | Fast output high voltage (I <sub>OH_F</sub> = -2.0 mA)   | V <sub>OH_F</sub>  | $0.8 \times V_{DDE}$                             | _  | V                    |
| 20   | Slow and medium output high voltage $I_{OH_S} = -2.0 \text{ mA}$<br>$I_{OH_S} = -1.0 \text{ mA}$                               | V <sub>OH_S</sub>  | $0.80 \times V_{DDEH}$<br>$0.85 \times V_{DDEH}$ | -  | V                    |
| 21   | Fast output low voltage (I <sub>OL_F</sub> = 2.0 mA)   | V <sub>OL_F</sub>  | _  | $0.2 \times V_{DDE}$                             | V                    |
| 22   | Slow and medium output low voltage<br>$I_{OL_S} = 2.0 \text{ mA}$<br>$I_{OL_S} = 1.0 \text{ mA}$                               | V <sub>OL_S</sub>  | _  | $0.20 \times V_{DDEH}$<br>$0.15 \times V_{DDEH}$ | V                    |
| 23   | Load capacitance (fast I/O) $^{5}$<br>DSC (SIU_PCR[8:9]) = 0b00<br>= 0b01<br>= 0b10<br>= 0b11                                  | CL                 | <br>   | 10<br>20<br>30<br>50                             | pF<br>pF<br>pF<br>pF |
| 24   | Input capacitance (digital pins)   | C <sub>IN</sub>    | —  | 7  | pF                   |
| 25   | Input capacitance (analog pins)  | C <sub>IN_A</sub>  | —  | 10   | pF                   |
| 26   | Input capacitance:<br>(Shared digital and analog pins AN[12]_MA[0]_SDS,<br>AN[13]_MA[1]_SDO, AN[14]_MA[2]_SDI, and AN[15]_FCK) | C <sub>IN_M</sub>  | _  | 12   | pF                   |





- $^{2}$  | V<sub>DDA0</sub> V<sub>DDA1</sub> | must be < 0.1 V.
- $^3$  V<sub>PP</sub> can drop to 3.0 V during read operations.
- <sup>4</sup> If standby operation is not required, connect V<sub>STBY</sub> to ground.
- <sup>5</sup> Applies to CLKOUT, external bus pins, and Nexus pins.
- <sup>6</sup> Maximum average RMS DC current.
- <sup>7</sup> Average current measured on automotive benchmark.
- <sup>8</sup> Peak currents can be higher on specialized code.
- <sup>9</sup> High use current measured while running optimized SPE assembly code with all code and data 100% locked in cache (0% miss rate) with all channels of the eMIOS and eTPU running autonomously, plus the eDMA transferring data continuously from SRAM to SRAM. Higher currents are possible if an idle loop that crosses cache lines is run from cache. Write code to avoid this condition.
- <sup>10</sup> The current specification relates to average standby operation after SRAM has been loaded with data. For power up current see Section 3.7, "Power-Up/Down Sequencing", Figure 2.
- <sup>11</sup> Power requirements for the V<sub>DD33</sub> supply depend on the frequency of operation, load of all I/O pins, and the voltages on the I/O segments. Refer to Table 11 for values to calculate the power dissipation for a specific operation.
- <sup>12</sup> Power requirements for each I/O segment are dependent on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. Refer to Table 10 for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- $^{13}$  Absolute value of current, measured at  $V_{IL}$  and  $V_{IH}.$
- <sup>14</sup> Weak pullup/down inactive. Measured at V<sub>DDE</sub> = 3.6 V and V<sub>DDEH</sub> = 5.25 V. Applies to pad types: pad\_fc, pad\_sh, and pad\_mh.
- <sup>15</sup> Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 °C to 12 °C, in the ambient temperature range of 50 °C to 125 °C. Applies to pad types: pad\_a and pad\_ae.
- $^{16}$  V\_{SSA} refers to both V\_{SSA0} and V\_{SSA1} | V\_{SSA0} V\_{SSA1} | must be < 0.1 V.
- <sup>17</sup> Up to 0.6 V during power up and power down.



# 3.10 eQADC Electrical Characteristics

| Spec | Characteristic   | Symbol             | Minimum                    | Maximum                          | Unit                |
|------|--|--------------------|----------------------------|----------------------------------|---------------------|
| 1    | ADC clock (ADCLK) frequency <sup>1</sup>   | F <sub>ADCLK</sub> | 1                          | 12                               | MHz                 |
| 2    | Conversion cycles<br>Differential<br>Single ended  | CC                 | 13 + 2 (15)<br>14 + 2 (16) | 13 + 128 (141)<br>14 + 128 (142) | ADCLK<br>cycles     |
| 3    | Stop mode recovery time <sup>2</sup>   | T <sub>SR</sub>    | 10                         | —                                | μS                  |
| 4    | Resolution <sup>3</sup>  | —                  | 1.25                       | —                                | mV                  |
| 5    | INL: 6 MHz ADC clock   | INL6               | -4                         | 4                                | Counts <sup>3</sup> |
| 6    | INL: 12 MHz ADC clock  | INL12              | -8                         | 8                                | Counts              |
| 7    | DNL: 6 MHz ADC clock   | DNL6               | -3 <sup>4</sup>            | 3 <sup>4</sup>                   | Counts              |
| 8    | DNL: 12 MHz ADC clock  | DNL12              | 6 <sup>4</sup>             | 6 <sup>4</sup>                   | Counts              |
| 9    | Offset error with calibration  | OFFWC              | -4 <sup>5</sup>            | 4 <sup>5</sup>                   | Counts              |
| 10   | Full-scale gain error with calibration   | GAINWC             | 8 <sup>6</sup>             | 8 <sup>6</sup>                   | Counts              |
| 11   | Disruptive input injection current <sup>7, 8, 9, 10</sup>  | I <sub>INJ</sub>   | –1                         | 1                                | mA                  |
| 12   | Incremental error due to injection current. All channels are<br>10 k $\Omega$ < Rs <100 k $\Omega$<br>Channel under test has Rs = 10 k $\Omega$ ,<br>$I_{INJ} = \underline{I}_{INJMAX}$ , $I_{INJMIN}$ | E <sub>INJ</sub>   | -4                         | 4                                | Counts              |
| 13   | Total unadjusted error (TUE) for single ended conversions with calibration <sup>11, 12, 13, 14, 15</sup>   | TUE                | -4                         | 4                                | Counts              |

Table 13. eQADC Conversion Specifications ( $T_A = T_L$  to  $T_H$ )

Conversion characteristics vary with F<sub>ADCLK</sub> rate. Reduced conversion accuracy occurs at maximum F<sub>ADCLK</sub> rate. The maximum value is based on 800 KS/s and the minimum value is based on 20 MHz oscillator clock frequency divided by a maximum 16 factor.

- <sup>2</sup> Stop mode recovery time begins when the ADC control register enable bits are set until the ADC is ready to perform conversions.
- <sup>3</sup> At  $V_{RH} V_{RL}$  = 5.12 V, one least significant bit (LSB) = 1.25, mV = one count.
- <sup>4</sup> Guaranteed 10-bit mono tonicity.
- <sup>5</sup> The absolute value of the offset error without calibration  $\leq$  100 counts.
- <sup>6</sup> The absolute value of the full scale gain error without calibration  $\leq$  120 counts.
- <sup>7</sup> Below disruptive current conditions, the channel being stressed has conversion values of: 0x3FF for analog inputs greater than  $V_{RH}$ , and 0x000 for values less than  $V_{RL}$ . This assumes that  $V_{RH} \le V_{DDA}$  and  $V_{RL} \ge V_{SSA}$  due to the presence of the sample amplifier. Other channels are not affected by non-disruptive conditions.
- <sup>8</sup> Exceeding the limit can cause a conversion error on both stressed and unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- <sup>9</sup> Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using  $V_{POSCLAMP} = V_{DDA} + 0.5 V$  and  $V_{NEGCLAMP} = -0.3 V$ , then use the larger of the calculated values.
- <sup>10</sup> This condition applies to two adjacent pads on the internal pad.
- <sup>11</sup> The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to canceling errors.
- <sup>12</sup> TUE does not apply to differential conversions.
- <sup>13</sup> Measured at 6 MHz ADC clock. TUE with a 12 MHz ADC clock is: –16 counts < TUE < 16 counts.
- <sup>14</sup> TUE includes all internal device errors such as internal reference variation (75% Ref, 25% Ref).
- <sup>15</sup> Depending on the input impedance, the analog input leakage current (Table 9. DC Electrical Specifications, spec 35a) can affect the actual TUE measured on analog channels AN[12], AN[13], AN[14], AN[15].





## 3.11 H7Fa Flash Memory Electrical Characteristics

Table 14. Flash Program and Erase Specifications ( $T_A = T_L$  to  $T_H$ )

| Spec | Flash Program Characteristic  | Symbol                   | Min. | Typical <sup>1</sup> | Initial<br>Max. <sup>2</sup> | Max. <sup>3</sup> | Unit |
|------|---|--------------------------|------|----------------------|------------------------------|-------------------|------|
| 3    | Doubleword (64 bits) program time <sup>4</sup>                            | T <sub>dwprogram</sub>   | —    | 10                   | —                            | 500               | μS   |
| 4    | Page program time <sup>4</sup>  | T <sub>pprogram</sub>    | —    | 22                   | 44 <sup>5</sup>              | 500               | μS   |
| 7    | 16 KB block pre-program and erase time                                    | T <sub>16kpperase</sub>  |      | 265                  | 400                          | 5000              | ms   |
| 9    | 48 KB block pre-program and erase time                                    | T <sub>48kpperase</sub>  | —    | 345                  | 400                          | 5000              | ms   |
| 10   | 64 KB block pre-program and erase time                                    | T <sub>64kpperase</sub>  | —    | 415                  | 500                          | 5000              | ms   |
| 8    | 128 KB block pre-program and erase time                                   | T <sub>128kpperase</sub> |      | 500                  | 1250                         | 7500              | ms   |
| 11   | Minimum operating frequency for program and erase operations <sup>6</sup> | —                        | 25   | _                    | _                            | _                 | MHz  |

<sup>1</sup> Typical program and erase times are calculated at 25 °C operating temperature using nominal supply values.

<sup>2</sup> Initial factory condition: ≤ 100 program/erase cycles, 25 °C, using a typical supply voltage measured at a minimum system frequency of 80 MHz.

<sup>3</sup> The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

<sup>4</sup> Actual hardware programming times. This does not include software overhead.

<sup>5</sup> Page size is 256 bits (8 words).

<sup>6</sup> The read frequency of the flash can range up to the maximum operating frequency. There is no minimum read frequency condition.

| Spec | Characteristic   | Symbol    | Min.    | Typical <sup>1</sup> | Unit   |
|------|--|-----------|---------|----------------------|--------|
| 1a   | Number of program/erase cycles per block for 16 KB, 48 KB, and 64 KB blocks over the operating temperature range $(T_J)$ | P/E       | 100,000 | _                    | cycles |
| 1b   | Number of program/erase cycles per block for 128 KB blocks over the operating temperature range $({\rm T}_{\rm J})$      | P/E       | 1000    | 100,000              | cycles |
| 2    | Data retention<br>Blocks with 0–1,000 P/E cycles<br>Blocks with 1,001–100,000 P/E cycles                                 | Retention | 20<br>5 | _                    | years  |

### Table 15. Flash EEPROM Module Life ( $T_A = T_L$ to $T_H$ )

<sup>1</sup> Typical endurance is evaluated at 25° C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of typical endurance, refer to engineering bulletin EB619 Typical Endurance for Nonvolatile Memory.



#### **Nexus Timing** 3.13.3

| Spec | Characteristic                           | Symbol                                  | Min.           | Max. | Unit              |
|------|--|---|----------------|------|-------------------|
| 1    | MCKO cycle time                          | t <sub>MCYC</sub>                       | 1 <sup>2</sup> | 8    | t <sub>CYC</sub>  |
| 2    | MCKO duty cycle                          | t <sub>MDC</sub>                        | 40             | 60   | %                 |
| 3    | MCKO low to MDO data valid <sup>3</sup>  | t <sub>MDOV</sub>                       | -1.5           | 3.0  | ns                |
| 4    | MCKO low to MSEO data valid <sup>3</sup> | t <sub>MSEOV</sub>                      | -1.5           | 3.0  | ns                |
| 5    | MCKO low to EVTO data valid <sup>3</sup> | t <sub>EVTOV</sub>                      | -1.5           | 3.0  | ns                |
| 6    | EVTI pulse width                         | t <sub>EVTIPW</sub>                     | 4.0            | —    | t <sub>TCYC</sub> |
| 7    | EVTO pulse width                         | t <sub>EVTOPW</sub>                     | 1              | —    | t <sub>MCYC</sub> |
| 8    | TCK cycle time                           | t <sub>TCYC</sub>                       | 4 <sup>4</sup> | —    | t <sub>CYC</sub>  |
| 9    | TCK duty cycle                           | t <sub>TDC</sub>                        | 40             | 60   | %                 |
| 10   | TDI, TMS data setup time                 | t <sub>NTDIS</sub> , t <sub>NTMSS</sub> | 8              | —    | ns                |
| 11   | TDI, TMS data hold time                  | t <sub>NTDIH,</sub> t <sub>NTMSH</sub>  | 5              | —    | ns                |
|      | TCK low to TDO data valid                | t <sub>JOV</sub>                        |                |      |                   |
| 12   | V <sub>DDE</sub> = 2.25–3.0 V            |   | 0              | 12   | ns                |
|      | V <sub>DDE</sub> = 3.0–3.6 V             |   | 0              | 10   | ns                |
| 13   | RDY valid to MCKO <sup>5</sup>           | _                                       | _              | —    | —                 |

Table 21. Nexus Debug Port Timing <sup>1</sup>

1 JTAG specifications apply when used for debug functionality. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at  $V_{DD}$  = 1.35–1.65 V,  $V_{DDE}$  = 2.25–3.6 V,

 $V_{DD33}$  and  $V_{DDSYN}$  = 3.0–3.6 V,  $T_A$  =  $T_L$  to  $T_H$ , and CL = 30 pF with DSC = 0b10.

- <sup>2</sup> The Nexus AUX port runs up to 82 MHz. Set NPC\_PCR[MCKO\_DIV] to divide-by-two if the system frequency is greater than 82 MHz.
- <sup>3</sup> MDO, MSEO, and EVTO data is held valid until the next MCKO low cycle occurs.
- <sup>4</sup> Limit the maximum frequency to approximately 16 MHz (V<sub>DDE</sub> = 2.25–3.0 V) or 20 MHz (V<sub>DDE</sub> = 3.0–3.6 V) to meet the timing specification for t<sub>JOV</sub> of [0.2 x t<sub>JCYC</sub>] as outlined in the IEEE-ISTO 5001-2003 specification.
- <sup>5</sup> The RDY pin timing is asynchronous to MCKO and is guaranteed by design to function correctly.



Figure 10. Nexus Output Timing



# 3.13.4 External Bus Interface (EBI) Timing

Table 22 lists the timing information for the external bus interface (EBI).

|      | Characteristic   |                   |                         | Extern        | al Bus F                | requen | cy <sup>2, 3</sup>      |      |                |   |
|------|--|-------------------|-------------------------|---------------|-------------------------|--------|-------------------------|------|----------------|---|
| Spec | and  | Symbol            | 40                      | 40 MHz 56 MHz |                         | 66 MHz |                         | Unit | Notes          |   |
|      | Description  |                   | Min.                    | Max.          | Min.                    | Max.   | Min.                    | Max. |                |   |
| 1    | CLKOUT period  | т <sub>с</sub>    | 24.4                    | _             | 17.5                    | _      | 14.9                    | _    | ns             | Signals are measured at 50% V <sub>DDE</sub> .                              |
| 2    | CLKOUT duty cycle  | t <sub>CDC</sub>  | 45%                     | 55%           | 45%                     | 55%    | 45%                     | 55%  | Т <sub>С</sub> |   |
| 3    | CLKOUT rise time   | t <sub>CRT</sub>  | _                       | 4             | _                       | 4      | —                       | 4    | ns             |   |
| 4    | CLKOUT fall time   | t <sub>CFT</sub>  | —                       | 4             | _                       | 4      | _                       | 4    | ns             |   |
| 5    | CLKOUT positive edge to output<br>signal <i>invalid</i> or Hi-Z (hold time)<br>External bus interface<br>CS[0:3]<br>ADDR[8:31]<br>DATA[0:31]<br>BDIP<br>OE<br>RD_WR<br>TA<br>TEA<br>TS<br>WE/BE[0:3]                         | tсон              | 1.0 <sup>5</sup><br>1.5 |               | 1.0 <sup>5</sup><br>1.5 |        | 1.0 <sup>5</sup><br>1.5 |      | ns             | EBTS = 0<br>EBTS = 1<br>Hold time selectable<br>via SIU_ECCR<br>[EBTS] bit. |
|      | CLKOUT positive edge to output<br>signal <i>invalid</i> or Hi-Z (hold time)<br>Calibration bus interface<br>CAL_CS[0, 2:3]<br>CAL_ADDR[10:30]<br>CAL_DATA[0:15]<br>CAL_OE<br>CAL_RD_WR<br>CAL_TS<br>CAL_TS<br>CAL_WE/BE[0:1] | t <sub>ссон</sub> | 1.0 <sup>5</sup><br>1.5 |               | 1.0 <sup>5</sup><br>1.5 |        | 1.0 <sup>5</sup><br>1.5 |      | ns             | EBTS = 0<br>EBTS = 1<br>Hold time selectable<br>via SIU_ECCR<br>[EBTS] bit. |

## Table 22. Bus Operation Timing<sup>1</sup>



|      | Characteristic  |                  | External Bus Frequency <sup>2, 3</sup> |      |        |      |        |      |      |       |
|------|---|------------------|--|------|--------|------|--------|------|------|-------|
| Spec | and   | Symbol           | 40 MHz                                 |      | 56 MHz |      | 66 MHz |      | Unit | Notes |
|      | Description   |                  | Min.                                   | Max. | Min.   | Max. | Min.   | Max. |      |       |
| 8    | CLKOUT positive edge to input<br>signal <i>invalid</i> (hold time)<br>External bus interface<br>ADDR[8:31]<br>DATA[0:31]<br>RD_WR<br>TA<br>TEA<br>TS        | t <sub>СІН</sub> | 1.0                                    |      | 1.0    |      | 1.0    |      | ns   |       |
|      | CLKOUT positive edge to input<br>signal <i>invalid</i> (hold time)<br>Calibration bus interface<br>CAL_ADDR[10:30]<br>CAL_DATA[0:15]<br>CAL_RD_WR<br>CAL_TS | tccін            | 1.0                                    | _    | 1.0    | _    | 1.0    | _    | ns   |       |

### Table 22. Bus Operation Timing<sup>1</sup> (continued)

<sup>1</sup> EBI timing specified at:  $V_{DDE}$  = 1.6–3.6 V (unless stated otherwise);  $T_A$  =  $T_L$  to  $T_H$ ; and CL = 30 pF with DSC = 0b10.

<sup>2</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 135 MHz parts allow for 132 MHz system clock + 2% FM.

<sup>3</sup> The external bus is limited to half the speed of the internal bus.

<sup>4</sup> Refer to fast pad timing in Table 17 and Table 18 (different values for 1.8 V and 3.3 V).

<sup>5</sup> SIU\_ECCR[EBTS] = 0 timings are tested and valid at V<sub>DDE</sub> = 2.25–3.6 V only; SIU\_ECCR[EBTS] = 1 timings are tested and valid at V<sub>DDE</sub> = 1.6–3.6 V.



Figure 12. CLKOUT Timing





Figure 13. Synchronous Output Timing





Figure 15. External Interrupt Timing

## 3.13.6 eTPU Timing

Table 24. eTPU Timing <sup>1</sup>

| Spec | Characteristic                  | Symbol            | Min.           | Мах | Unit             |
|------|---------------------------------|-------------------|----------------|-----|------------------|
| 1    | eTPU input channel pulse width  | t <sub>ICPW</sub> | 4              | _   | t <sub>CYC</sub> |
| 2    | eTPU output channel pulse width | t <sub>OCPW</sub> | 2 <sup>2</sup> | _   | t <sub>CYC</sub> |

<sup>1</sup> eTPU timing specified at:  $V_{DDEH}$  = 3.0–5.25 V and  $T_A$  =  $T_L$  to  $T_H$ .

<sup>2</sup> This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).



Figure 16. eTPU Timing



| Snoo | Characteristic  | Symbol           | 80 MHz             |                    | 112 MHz              |                    | 132 MHz              |                    | Unit                 |
|------|---|------------------|--------------------|--------------------|----------------------|--------------------|----------------------|--------------------|----------------------|
| opec | Characteristic  | , Symbol         | Min.               | Max.               | Min.                 | Max.               | Min.                 | Max.               | Onic                 |
| 9    | Data setup time for inputs<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0) <sup>7</sup><br>Master (MTFE = 1, CPHA = 1) | t <sub>sui</sub> | 20<br>2<br>4<br>20 | <br>               | 20<br>2<br>3<br>20   |                    | 20<br>2<br>6<br>20   |                    | ns<br>ns<br>ns<br>ns |
| 10   | Data hold time for inputs<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0) <sup>7</sup><br>Master (MTFE = 1, CPHA = 1)  | t <sub>HI</sub>  | 4<br>7<br>21<br>4  | <br>               | 4<br>7<br>14<br>4    |                    | 4<br>7<br>12<br>4    | <br>               | ns<br>ns<br>ns<br>ns |
| 11   | Data valid (after SCK edge)<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0)<br>Master (MTFE = 1, CPHA = 1)             | t <sub>suo</sub> | <br>               | 5<br>25<br>18<br>5 | <br>                 | 5<br>25<br>14<br>5 | <br><br>             | 5<br>25<br>13<br>5 | ns<br>ns<br>ns<br>ns |
| 12   | Data hold time for outputs<br>Master (MTFE = 0)<br>Slave<br>Master (MTFE = 1, CPHA = 0)<br>Master (MTFE = 1, CPHA = 1)              | t <sub>но</sub>  | 5<br>5.5<br>8<br>5 | <br>               | -5<br>5.5<br>4<br>-5 | <br>               | -5<br>5.5<br>3<br>-5 | <br>               | ns<br>ns<br>ns<br>ns |

## Table 26. DSPI Timing<sup>1, 2</sup> (continued)

<sup>1</sup> All DSPI timing specifications use the fastest slew rate (SRC = 0b11) on pad type M or MH. DSPI signals using pad types of S or SH have an additional delay based on the slew rate. DSPI timing is specified at: V<sub>DDEH</sub> = 3.0–5.25 V;T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>; and CL = 50 pF with SRC = 0b11.

<sup>2</sup> Speed is the nominal maximum frequency. Max. speed is the maximum speed allowed including frequency modulation (FM).
 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 135 MHz parts allow for 132 MHz system clock + 2% FM.

<sup>3</sup> The minimum SCK cycle time restricts the baud rate selection for the given system clock rate. These numbers are calculated based on two MPC55xx devices communicating over a DSPI link.

<sup>4</sup> The actual minimum SCK cycle time is limited by pad performance.

<sup>5</sup> The maximum value is programmable in DSPI\_CTARx[PSSCK] and DSPI\_CTARx[CSSCK].

<sup>6</sup> The maximum value is programmable in DSPI\_CTARx[PASC] and DSPI\_CTARx[ASC].

<sup>7</sup> This number is calculated using the SMPL\_PT field in DSPI\_MCR set to 0b10.



# 3.13.9 eQADC SSI Timing

| Spec | Rating   | Symbol              | Minimum                    | Typical | Maximum                     | Unit               |
|------|--|---------------------|----------------------------|---------|-----------------------------|--------------------|
| 2    | FCK period ( $t_{FCK}$ = 1 ÷ $f_{FCK}$ ) <sup>1, 2</sup> | t <sub>FCK</sub>    | 2                          | —       | 17                          | $t_{\rm SYS\_CLK}$ |
| 3    | Clock (FCK) high time                                    | t <sub>FCKHT</sub>  | t <sub>SYS_CLK</sub> – 6.5 | —       | $9\times(t_{SYS\_CLK}+6.5)$ | ns                 |
| 4    | Clock (FCK) low time                                     | t <sub>FCKLT</sub>  | t <sub>SYS_CLK</sub> – 6.5 | —       | $8\times(t_{SYS\_CLK}+6.5)$ | ns                 |
| 5    | SDS lead / lag time                                      | t <sub>SDS_LL</sub> | -7.5                       | —       | +7.5                        | ns                 |
| 6    | SDO lead / lag time                                      | t <sub>SDO_LL</sub> | -7.5                       | —       | +7.5                        | ns                 |
| 7    | EQADC data setup time (inputs)                           | t <sub>EQ_SU</sub>  | 22                         | —       | _                           | ns                 |
| 8    | EQADC data hold time (inputs)                            | t <sub>EQ_HO</sub>  | 1                          | —       | —                           | ns                 |

Table 27. EQADC SSI Timing Characteristics

<sup>1</sup>  $\overline{SS}$  timing specified at V<sub>DDEH</sub> = 3.0–5.25 V, T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>, and CL = 25 pF with SRC = 0b11. Maximum operating frequency varies depending on track delays, master pad delays, and slave pad delays.

 $^2$  FCK duty cycle is not 50% when it is generated through the division of the system clock by an odd number.



Figure 27. EQADC SSI Timing



Mechanicals

|    | 1           | 2           | 3           | 4           | 5          | 6          | 7          | 8           | 9           | 10          | 11        | 12         | 13         |
|----|-------------|-------------|-------------|-------------|------------|------------|------------|-------------|-------------|-------------|-----------|------------|------------|
| Α  | VSS         | VSTBY       | AN37        | AN11        | VDDA1      | AN16       | AN1        | AN5         | VRH         | AN23        | AN27      | AN28       | AN35       |
| В  | VDD         | VSS         | AN36        | AN39        | AN19       | AN20       | AN0        | AN4         | REF<br>BYPC | AN22        | AN26      | AN31       | AN32       |
| С  | VDD33       | VDD         | VSS         | AN8         | AN17       | VSSA1      | AN21       | AN3         | AN7         | VRL         | AN25      | AN30       | AN33       |
| D  | ETPUA<br>30 | ETPUA<br>31 | VDD         | VSS         | AN38       | AN9        | AN10       | AN18        | AN2         | AN6         | AN24      | AN29       | AN34       |
| Е  | ETPUA<br>28 | ETPUA<br>29 | VDDEH<br>1  | VDD         |            |            |            |             |             |             |           |            |            |
| F  | ETPUA<br>24 | ETPUA<br>27 | ETPUA<br>26 | VDDEH<br>1  |            |            |            |             |             |             |           |            |            |
| G  | ETPUA<br>23 | ETPUA<br>22 | ETPUA<br>25 | ETPUA<br>21 |            |            |            |             |             |             |           |            |            |
| н  | ETPUA<br>20 | ETPUA<br>19 | ETPUA<br>18 | ETPUA<br>17 |            |            |            |             |             |             |           |            |            |
| J  | ETPUA<br>16 | ETPUA<br>15 | ETPUA<br>14 | ETPUA<br>13 |            |            |            |             |             |             |           |            |            |
| к  | ETPUA<br>12 | ETPUA<br>11 | ETPUA<br>10 | ETPUA<br>9  |            |            |            |             |             | VSS         | VSS       | VSS        | VSS        |
| L  | ETPUA<br>8  | ETPUA<br>7  | ETPUA<br>6  | ETPUA<br>5  |            |            |            |             |             | VSS         | VSS       | VSS        | VSS        |
| М  | ETPUA<br>4  | ETPUA<br>3  | ETPUA<br>2  | ETPUA<br>1  |            |            |            |             |             | VDDE2       | VDDE2     | VSS        | VSS        |
| Ν  | BDIP        | TEA         | ETPUA<br>0  | TCRCLK<br>A |            |            |            |             |             | VDDE2       | VDDE2     | VSS        | VSS        |
| Ρ  | CS3         | CS2         | CS1         | CS0         |            |            |            |             |             | VDDE2       | VDDE2     | VSS        | VSS        |
| R  | WE3         | WE2         | WE1         | WE0         |            |            |            |             |             | VDDE2       | VDDE2     | VSS        | VSS        |
| т  | VDDE2       | TSIZ0       | RD_WR       | VDDE2       |            |            |            |             |             | VDDE2       | VSS       | VDDE2      | VDDE2      |
| U  | ADDR<br>16  | TSIZ1       | TA          | VDD33       |            |            |            |             |             | VSS         | VDDE2     | VDDE2      | VDDE2      |
| V  | ADDR<br>18  | ADDR<br>17  | TS          | ADDR<br>8   |            |            |            |             |             |             |           |            |            |
| W  | ADDR<br>20  | ADDR<br>19  | ADDR<br>9   | ADDR<br>10  |            |            |            |             |             |             |           |            |            |
| Y  | ADDR<br>22  | ADDR<br>21  | ADDR<br>11  | VDDE2       |            |            |            |             |             |             |           |            |            |
| AA | ADDR<br>24  | ADDR<br>23  | ADDR<br>13  | ADDR<br>12  |            |            |            |             |             |             |           |            |            |
| AB | VDDE2       | ADDR<br>25  | ADDR<br>15  | ADDR<br>14  |            |            |            |             |             |             |           |            |            |
| AC | ADDR<br>26  | ADDR<br>27  | ADDR<br>31  | VSS         | VDD        | DATA<br>26 | DATA<br>28 | VDDE2       | DATA<br>30  | DATA<br>31  | DATA<br>8 | DATA<br>10 | VDDE2      |
| AD | ADDR<br>28  | ADDR<br>30  | VSS         | VDD         | DATA<br>24 | DATA<br>25 | DATA<br>27 | DATA<br>29  | VDD33       | GPIO<br>207 | DATA<br>9 | DATA<br>11 | DATA<br>13 |
| AE | ADDR<br>29  | VSS         | VDD         | DATA<br>17  | DATA<br>19 | DATA<br>21 | DATA<br>23 | DATA<br>0   | DATA<br>2   | DATA<br>4   | DATA<br>6 | OE         | BR         |
| AF | VSS         | VDD         | DATA<br>16  | DATA<br>18  | VDDE2      | DATA<br>20 | DATA<br>22 | GPIO<br>206 | DATA<br>1   | DATA<br>3   | VDDE2     | DATA<br>5  | DATA<br>7  |
|    | 1           | 2           | 3           | 4           | 5          | 6          | 7          | 8           | 9           | 10          | 11        | 12         | 13         |
|    |             |             | Figure      | 934. M      | PC556      | 7 416 I    | Packag     | ge Left     | Side (      | view 1      | of 2)     |            |            |



| NOTES:  |                              |                   |            |  |
|---|------------------------------|-------------------|------------|--|
| 1. ALL DIMENSIONS IN MILLIMETERS.                         |                              |                   |            |  |
| 2. DIMENSIONING AND TOLERANCING PER ASME                  | Y14.5M-1994.                 |                   |            |  |
| 3. MAXIMUM SOLDER BALL DIAMETER MEASURE                   | D PARALLEL TO                | DATUM A.          |            |  |
| A. DATUM A, THE SEATING PLANE, IS DETERMINE SOLDER BALLS. | NED BY THE SPH               | ERICAL CROWNS OF  | THE        |  |
| 5. PARALLELISM MEASUREMENT SHALL EXCLUD                   | E ANY EFFECT O               | F MARK ON TOP SUR | FACE       |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
|   |                              |                   |            |  |
| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED.   | AL OUTLINE                   | PRINT VERSION NO  | T TO SCALE |  |
| TITLE: PBGA, 324 1/0,                                     | DOCUMENT NO:                 | 98ASS23840W       | REV: D     |  |
| 23 X 23 PKG,  | CASE NUMBER:                 | 26 APR 2006       |            |  |
|   | STANDARD: JEDEC MS-034 AAJ-1 |                   |            |  |

## Figure 37. MPC5567 324 TEPBGA Package (continued)



NOTES:

4

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

| © FREESCALE SEMICONDUCTOR, INC.<br>ALL RIGHTS RESERVED. |                  |    | L OUTLINE    | PRINT VERSION NO | T TO SCALE  |
|---|------------------|----|--------------|------------------|-------------|
| TITLE:  | 416 I/O. PBGA    |    | DOCUMENT NO  | ): 98ARE10523D   | REV: A      |
|   | 27 X 27 PKG,     |    | CASE NUMBER  | 2: 1494–01       | 13 JUL 2005 |
|   | 1 MM PITCH (OMPA | C) | STANDARD: JE | DEC MS-034 AAL-1 |             |

Figure 38. MPC5567 416 TEPBGA Package (continued)



### **Revision History for the MPC5567 Data Sheet**

### Table 35. Table and Figure Changes Between Rev. 0.0 and 1.0

| Location    | Description of Changes   |
|-------------|--|
| Figure 1 MF | 2C5500 Family Part Numbers:  |
|             | <ul> <li>Removed the 2 in the tape and reel designator in both the graphic and in the Tape and Reel Status text.</li> <li>Changed Qualification Status by adding ', general market flow' to the M designator, and added an 'S' designator with the description of 'Fully spec. qualified, automotive flow.</li> <li>Removed temperature code A for -55 C to 125 C.</li> </ul>  |
| Table 1 Ord | erable Part Numbers:   |
|             | <ul> <li>Changed the 132 MHz maximum operating frequency to 135 MHz.</li> <li>Reordered rows to group devices by lead-free package types in descending frequency order, and leaded package types.</li> <li>Footnote 1 added that reads: All devices are PPC5567, rather than MPC5567 or SPC5567, until product qualifications are complete. Not all configurations are available in the PPC parts.</li> <li>Footnote 2 added that reads: 'The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.'</li> <li>Footnote 3 added that reads: 'Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 82 MHz parts allow for 80 MHz system clock + 2% FM; 114 MHz parts allow for 112 MHz system clock + 2% FM; and 135 MHz parts allow for 132 MHz system clock + 2% FM.'</li> </ul>   |
| Table 2 Abs | olute Maximum Ratings:   |
| Table 2 MP  | <ul> <li>Deleted Spec 3, "Flash core voltage."</li> <li>Spec 12 "DC Input Voltage": Deleted from second line'except for eTPUB15 and SINB (DSPI_B_SIN)' leaving V<sub>DDEH</sub> powered I/O pads. Deleted third line 'V<sub>DDEH</sub> powered by I/O pads (eTPUB15 and SINB), including the min and max values of -0.3 and 6.5 respectively, and deleted old footnote 7.</li> <li>Spec 12 "DC Input Voltage": Added footnote 8 to second line "V<sub>DDE</sub> powered I/O pads" that reads: 'Internal structures hold the input voltage less than the maximum voltage on all pads powered by the V<sub>DDE</sub> supplies, if the maximum injection current specification is met (s mA for all pins) and V<sub>DDE</sub> is within the operating voltage specifications.</li> <li>Spec 14, column 2, changed: 'V<sub>SS</sub> differential voltage' to 'V<sub>SS</sub> to V<sub>SSA</sub> differential voltage.'</li> <li>Spec 15, column 2, changed: 'V<sub>DD</sub> differential voltage' to 'V<sub>DD</sub> to V<sub>DDA</sub> differential voltage.'</li> <li>Spec 21, Added the name of the spec, 'V<sub>RC33</sub> to V<sub>DDSYN</sub> differential voltage, as well as the name and cross reference to Table 9, <i>DC Electrical Specifications</i>, to which the Spec was moved.</li> <li>Spec 28 "Maximum Solder Temperature": Added two lines: Lead free (PbFree) and Leaded (SnPb) with maximum values of 260 C and 245 C respectively.</li> <li>Footnote 1, added: 'any of' between 'beyond' and 'the listed maxima.'</li> <li>Deleted footnote 2: 'Absolute maximum voltages are currently maximum burn-in voltages. Absolute maximum specifications for device stress have not yet been determined.'Spec 26 "Maximum Operating Temperature Range": replaced -40 C with.</li> <li>Footnote 6 (now footnote 5): Changed to the following sentence to the end, "Internal structures hold the input voltage greater than -1.0 V if the injection current limit of 2 mA is met. Keep the negative DC voltage greater than -0.6 V on eTPU[15] and on SINB during the internal power-on reset (POR) state."</li> </ul> |
| Table 3 MP  | C5567 Thermal Characteristics: Moved the Unit column to the far right column in the table.   |

Table 4 EMI Testing Specifications:

- Changed the maximum operating frequency to from 132 to f<sub>MAX</sub>.
  Footnote 2: Deleted 'Refer to Table 1 for the maximum operating frequency.'



#### How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

#### USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 +1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

#### Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

#### Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

#### Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only: Freescale Semiconductor Literature Distribution Center 1-800-441-2447 or 303-675-2140 Fax: 303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Document Number: MPC5567 Rev. 2 12/2012 Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated

circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2007,2012. All rights reserved.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.



