



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	AVR
Core Size	8-Bit
Speed	16MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	32
Program Memory Size	16KB (8K x 16)
Program Memory Type	FLASH
EEPROM Size	512 x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	4.5V ~ 5.5V
Data Converters	A/D 8x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atmega16-16pu

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Figure 15. Reset Logic




Table 15. Reset Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
	Power-on Reset Threshold Voltage (rising)			1.4	2.3	
V _{POT}	Power-on Reset Threshold Voltage (falling) ⁽¹⁾			1.3	2.3	V
V _{RST}	RESET Pin Threshold Voltage		0.1V _{CC}		0.9V _{CC}	
t _{RST}	Minimum pulse width on RESET Pin				1.5	μs
M	Brown-out Reset	BODLEVEL = 1	2.5	2.7	3.2	V
V _{BOT}	Threshold Voltage ⁽²⁾	BODLEVEL = 0	3.6	4.0	4.5	V
	Minimum low voltage	BODLEVEL = 1		2		
t _{BOD}	period for Brown-out Detection	BODLEVEL = 0		2		μs
V _{HYST}	Brown-out Detector hysteresis			50		mV

Notes: 1. The Power-on Reset will not work unless the supply voltage has been below V_{POT} (falling).

2. V_{BOT} may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is tested down to $V_{CC} = V_{BOT}$ during the production test. This guarantees that a Brown-out Reset will occur before V_{CC} drops to a voltage where correct operation of the microcontroller is no longer guaranteed. The test is performed using BODLEVEL = 1 for ATmega16L and BODLEVEL = 0 for ATmega16. BODLEVEL = 1 is not applicable for ATmega16.



The following code example shows how to set port B pins 0 and 1 high, 2 and 3 low, and define the port pins from 4 to 7 as input with pull-ups assigned to port pins 6 and 7. The resulting pin values are read back again, but as previously discussed, a *nop* instruction is included to be able to read back the value recently assigned to some of the pins.

```
Assembly Code Example<sup>(1)</sup>
```

•••	
; Def	ine pull-ups and set outputs high
; Def	ine directions for port pins
ldi	r16,(1< <pb7) th="" (1<<pb0)<="" (1<<pb1)="" (1<<pb6)=""></pb7)>
ldi	r17,(1< <ddb3) (1<<ddb2) (1<<ddb1) (1<<ddb0)< td=""></ddb3) (1<<ddb2) (1<<ddb1) (1<<ddb0)<>
out	PORTB,r16
out	DDRB,r17
; Ins	sert nop for synchronization
nop	
; Rea	ad port pins
in	r16,PINB

C Code Example⁽¹⁾

```
unsigned char i;
...
/* Define pull-ups and set outputs high */
/* Define directions for port pins */
PORTB = (1<<PB7) | (1<<PB6) | (1<<PB1) | (1<<PB0);
DDRB = (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
/* Insert nop for synchronization*/
_NOP();
/* Read port pins */
i = PINB;
...
```

Note:

 For the assembly program, two temporary registers are used to minimize the time from pullups are set on pins 0, 1, 6, and 7, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

Digital Input Enable and Sleep Modes As shown in Figure 23, the digital input signal can be clamped to ground at the input of the schmitt-trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in Power-down mode, Power-save mode, Standby mode, and Extended Standby mode to avoid high power consumption if some input signals are left floating, or have an analog signal level close to $V_{CC}/2$.

SLEEP is overridden for port pins enabled as External Interrupt pins. If the External Interrupt Request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various other alternate functions as described in "Alternate Port Functions" on page 55.

If a logic high level ("one") is present on an Asynchronous External Interrupt pin configured as "Interrupt on Rising Edge, Falling Edge, or Any Logic Change on Pin" while the External Interrupt is *not* enabled, the corresponding External Interrupt Flag will be set when resuming from the above mentioned sleep modes, as the clamping in these sleep modes produces the requested logic change.



Alternate Functions of Port C

f The Port C pins with alternate functions are shown in Table 28. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs.

Table 28.	Port C Pins Alternate Functions
-----------	---------------------------------

Port Pin	Alternate Function
PC7	TOSC2 (Timer Oscillator Pin 2)
PC6	TOSC1 (Timer Oscillator Pin 1)
PC5	TDI (JTAG Test Data In)
PC4	TDO (JTAG Test Data Out)
PC3	TMS (JTAG Test Mode Select)
PC2	TCK (JTAG Test Clock)
PC1	SDA (Two-wire Serial Bus Data Input/Output Line)
PC0	SCL (Two-wire Serial Bus Clock Line)

The alternate pin configuration is as follows:

• TOSC2 - Port C, Bit 7

TOSC2, Timer Oscillator pin 2: When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PC7 is disconnected from the port, and becomes the inverting output of the Oscillator amplifier. In this mode, a Crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

• TOSC1 - Port C, Bit 6

TOSC1, Timer Oscillator pin 1: When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PC6 is disconnected from the port, and becomes the input of the inverting Oscillator amplifier. In this mode, a Crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

• TDI - Port C, Bit 5

TDI, JTAG Test Data In: Serial input data to be shifted in to the Instruction Register or Data Register (scan chains). When the JTAG interface is enabled, this pin can not be used as an I/O pin.

• TDO - Port C, Bit 4

TDO, JTAG Test Data Out: Serial output data from Instruction Register or Data Register. When the JTAG interface is enabled, this pin can not be used as an I/O pin.

The TD0 pin is tri-stated unless TAP states that shifts out data are entered.

• TMS – Port C, Bit 3

TMS, JTAG Test Mode Select: This pin is used for navigating through the TAP-controller state machine. When the JTAG interface is enabled, this pin can not be used as an I/O pin.

• TCK – Port C, Bit 2

TCK, JTAG Test Clock: JTAG operation is synchronous to TCK. When the JTAG interface is enabled, this pin can not be used as an I/O pin.



For more information on how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 92.

Input Capture PinThe main trigger source for the Input Capture unit is the Input Capture pin (ICP1).SourceTimer/Counter1 can alternatively use the Analog Comparator output as trigger source for the
Input Capture unit. The Analog Comparator is selected as trigger source by setting the Analog
Comparator Input Capture (ACIC) bit in the Analog Comparator Control and Status Register
(ACSR). Be aware that changing trigger source can trigger a capture. The Input Capture Flag
must therefore be cleared after the change.

Both the *Input Capture pin* (ICP1) and the *Analog Comparator output* (ACO) inputs are sampled using the same technique as for the T1 pin (Figure 38 on page 87). The edge detector is also identical. However, when the noise canceler is enabled, additional logic is inserted before the edge detector, which increases the delay by four system clock cycles. Note that the input of the noise canceler and edge detector is always enabled unless the Timer/Counter is set in a waveform generation mode that uses ICR1 to define TOP.

An Input Capture can be triggered by software by controlling the port of the ICP1 pin.

Noise Canceler The noise canceler improves noise immunity by using a simple digital filtering scheme. The noise canceler input is monitored over four samples, and all four must be equal for changing the output that in turn is used by the edge detector.

The noise canceler is enabled by setting the *Input Capture Noise Canceler* (ICNC1) bit in *Timer/Counter Control Register B* (TCCR1B). When enabled the noise canceler introduces additional four system clock cycles of delay from a change applied to the input, to the update of the ICR1 Register. The noise canceler uses the system clock and is therefore not affected by the prescaler.

Using the Input
Capture UnitThe main challenge when using the Input Capture unit is to assign enough processor capacity
for handling the incoming events. The time between two events is critical. If the processor has
not read the captured value in the ICR1 Register before the next event occurs, the ICR1 will be
overwritten with a new value. In this case the result of the capture will be incorrect.

When using the Input Capture Interrupt, the ICR1 Register should be read as early in the interrupt handler routine as possible. Even though the Input Capture Interrupt has relatively high priority, the maximum interrupt response time is dependent on the maximum number of clock cycles it takes to handle any of the other interrupt requests.

Using the Input Capture unit in any mode of operation when the TOP value (resolution) is actively changed during operation, is not recommended.

Measurement of an external signal's duty cycle requires that the trigger edge is changed after each capture. Changing the edge sensing must be done as early as possible after the ICR1 Register has been read. After a change of the edge, the Input Capture Flag (ICF1) must be cleared by software (writing a logical one to the I/O bit location). For measuring frequency only, the clearing of the ICF1 Flag is not required (if an interrupt handler is used).



USART Control and Status Register A – UCSRA

Bit	7	6	5	4	3	2	1	0	_
	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	UCSRA
Read/Write	R	R/W	R	R	R	R	R/W	R/W	
Initial Value	0	0	1	0	0	0	0	0	

• Bit 7 – RXC: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (that is, does not contain any unread data). If the receiver is disabled, the receive buffer will be flushed and consequently the RXC bit will become zero. The RXC Flag can be used to generate a Receive Complete interrupt (see description of the RXCIE bit).

Bit 6 – TXC: USART Transmit Complete

This flag bit is set when the entire frame in the transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR). The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC Flag can generate a Transmit Complete interrupt (see description of the TXCIE bit).

Bit 5 – UDRE: USART Data Register Empty

The UDRE Flag indicates if the transmit buffer (UDR) is ready to receive new data. If UDRE is one, the buffer is empty, and therefore ready to be written. The UDRE Flag can generate a Data Register empty Interrupt (see description of the UDRIE bit).

UDRE is set after a reset to indicate that the transmitter is ready.

• Bit 4 – FE: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received. that is, when the first stop bit of the next character in the receive buffer is zero. This bit is valid until the receive buffer (UDR) is read. The FE bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRA.

Bit 3 – DOR: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

• Bit 2 – PE: Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the parity checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

Bit 1 – U2X: Double the USART Transmission Speed

This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.

Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.



• Bit 0 – MPCM: Multi-processor Communication Mode

This bit enables the Multi-processor Communication mode. When the MPCM bit is written to one, all the incoming frames received by the USART receiver that do not contain address information will be ignored. The transmitter is unaffected by the MPCM setting. For more detailed information see "Multi-processor Communication Mode" on page 161.

USART Control and Status Register B – UCSRB

Bit	7	6	5	4	3	2	1	0	_
	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	UCSRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 – RXCIE: RX Complete Interrupt Enable

Writing this bit to one enables interrupt on the RXC Flag. A USART Receive Complete Interrupt will be generated only if the RXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXC bit in UCSRA is set.

• Bit 6 – TXCIE: TX Complete Interrupt Enable

Writing this bit to one enables interrupt on the TXC Flag. A USART Transmit Complete Interrupt will be generated only if the TXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXC bit in UCSRA is set.

• Bit 5 – UDRIE: USART Data Register Empty Interrupt Enable

Writing this bit to one enables interrupt on the UDRE Flag. A Data Register Empty Interrupt will be generated only if the UDRIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDRE bit in UCSRA is set.

• Bit 4 – RXEN: Receiver Enable

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxD pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FE, DOR, and PE Flags.

• Bit 3 – TXEN: Transmitter Enable

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxD pin when enabled. The disabling of the Transmitter (writing TXEN to zero) will not become effective until ongoing and pending transmissions are completed, that is, when the transmit Shift Register and transmit Buffer Register do not contain data to be transmitted. When disabled, the transmitter will no longer override the TxD port.

Bit 2 – UCSZ2: Character Size

The UCSZ2 bits combined with the UCSZ1:0 bit in UCSRC sets the number of data bits (Character Size) in a frame the receiver and transmitter use.

Bit 1 – RXB8: Receive Data Bit 8

RXB8 is the ninth data bit of the received character when operating with serial frames with nine data bits. Must be read before reading the low bits from UDR.



desired SLA+W, a specific value must be written to TWCR, instructing the TWI hardware to transmit the SLA+W present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the address packet.

- 4. When the address packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the address packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 5. The application software should now examine the value of TWSR, to make sure that the address packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load a data packet into TWDR. Subsequently, a specific value must be written to TWCR, instructing the TWI hardware to transmit the data packet present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the data packet.
- 6. When the data packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the data packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 7. The application software should now examine the value of TWSR, to make sure that the data packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must write a specific value to TWCR, instructing the TWI hardware to transmit a STOP condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the STOP condition. Note that TWINT is NOT set after a STOP condition has been sent.

Even though this example is simple, it shows the principles involved in all TWI transmissions. These can be summarized as follows:

- When the TWI has finished an operation and expects application response, the TWINT Flag is set. The SCL line is pulled low until TWINT is cleared.
- When the TWINT Flag is set, the user must update all TWI Registers with the value relevant for the next TWI bus cycle. As an example, TWDR must be loaded with the value to be transmitted in the next bus cycle.
- After all TWI Register updates and other pending application software tasks have been completed, TWCR is written. When writing TWCR, the TWINT bit should be set. Writing a one to TWINT clears the flag. The TWI will then commence executing whatever operation was specified by the TWCR setting.

In the following an assembly and C implementation of the example is given. Note that the code below assumes that several definitions have been made, for example by using include-files.



Table 76. Status Codes for Slave Receiver Mode


Status Code		Applica	tion Softv	are Resp			
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Interface				TWCR	1	
are 0	Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
\$60	Own SLA+W has been received; ACK has been returned	No TWDR action or	х	0	1	0	Data byte will be received and NOT ACK will be returned
		No TWDR action	Х	0	1	1	Data byte will be received and ACK will be returned
\$68	Arbitration lost in SLA+R/W as Master; own SLA+W has been received; ACK has been returned	No TWDR action or No TWDR action	X X	0	1	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
\$70	General call address has been	No TWDR action or	X	0	1	0	Data byte will be received and ACK will be retained
\$7U	received; ACK has been returned	No TWDR action	x	0	1	1	returned Data byte will be received and ACK will be returned
\$78	Arbitration lost in SLA+R/W as	No TWDR action or	Х	0	1	0	Data byte will be received and NOT ACK will be
	Master; General call address has been received; ACK has been returned	No TWDR action	х	0	1	1	returned Data byte will be received and ACK will be returned
\$80	Previously addressed with own SLA+W; data has been received;	Read data byte or	х	0	1	0	Data byte will be received and NOT ACK will be returned
	ACK has been returned	Read data byte	Х	0	1	1	Data byte will be received and ACK will be returned
\$88	Previously addressed with own SLA+W; data has been received;	Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	NOT ACK has been returned	Read data byte or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
	Read data byte or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free	
	Read data byte	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free	
\$90	Previously addressed with general call; data has been re-	Read data byte or	х	0	1	0	Data byte will be received and NOT ACK will be returned
	ceived; ACK has been returned	Read data byte	Х	0	1	1	Data byte will be received and ACK will be returned
\$98	Previously addressed with general call; data has been	Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	received; NOT ACK has been returned	Read data byte or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		Read data byte or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus
		Read data byte	1	0	1	1	becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
\$A0	A STOP condition or repeated START condition has been	No action	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	received while still addressed as Slave		0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized;
			1	0	1	0	GCA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus
			1	0	1	1	becomes free Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free



Analog Comparator

The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator Output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 97.





Notes: 1. See Table 80 on page 203.

2. Refer to Figure 1 on page 2 and Table 25 on page 58 for Analog Comparator pin placement.

Special Function IO Register – SFIOR

Bit	7	6	5	4	3	2	1	0	
	ADTS2	ADTS1	ADTS0	-	ACME	PUD	PSR2	PSR10	SFIOR
Read/Write	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 3 – ACME: Analog Comparator Multiplexer Enable

When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the ADC multiplexer selects the negative input to the Analog Comparator. When this bit is written logic zero, AIN1 is applied to the negative input of the Analog Comparator. For a detailed description of this bit, see "Analog Comparator Multiplexed Input" on page 203.






Figure 103. ADC Timing Diagram, Auto Triggered Conversion






Table 81. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
First conversion	13.5	25
Normal conversions, single ended	1.5	13
Auto Triggered conversions	2	13.5
Normal conversions, differential	1.5/2.5	13/14


Differential Gain Channels


When using differential gain channels, certain aspects of the conversion need to be taken into consideration.

Differential conversions are synchronized to the internal clock CK_{ADC2} equal to half the ADC clock. This synchronization is done automatically by the ADC interface in such a way that the sample-and-hold occurs at a specific phase of CK_{ADC2} . A conversion initiated by the user (that is,



Figure 121. Analog Comparator










Table 94.	ATmega16 Boundary-scan	Order	(Continued)
-----------	------------------------	-------	-------------

Bit Number	Signal Name	Module
4	PA1.Control	
3	PA1.Pullup_Enable	
2	PA0.Data	
1	PA0.Control	
0	PA0.Pullup_Enable	

Notes: 1. PRIVATE_SIGNAL1 should always be scanned in as zero.

2. PRIVATE:SIGNAL2 should always be scanned in as zero.

Boundary-scan Description Language Files

Boundary-scan Description Language (BSDL) files describe Boundary-scan capable devices in a standard format used by automated test-generation software. The order and function of bits in the Boundary-scan Data Register are included in this description. A BSDL file for ATmega16 is available.






Figure 139. State Machine Sequence for Changing the Instruction Word

The AVR specific public JTAG instruction for setting the AVR device in the Reset mode or taking AVR_RESET (\$C) the device out from the Reset Mode. The TAP controller is not reset by this instruction. The one bit Reset Register is selected as Data Register. Note that the Reset will be active as long as there is a logic "one" in the Reset Chain. The output from this chain is not latched.

The active states are:

- Shift-DR: The Reset Register is shifted by the TCK input.
- **PROG ENABLE (\$4)** The AVR specific public JTAG instruction for enabling programming via the JTAG port. The 16bit Programming Enable Register is selected as Data Register. The active states are the following:
 - Shift-DR: The programming enable signature is shifted into the Data Register.
 - Update-DR: The programming enable signature is compared to the correct value, and • Programming mode is entered if the signature is valid.



Reading the Flash

- 1. Enter JTAG instruction PROG_COMMANDS.
- 2. Enable Flash read using programming instruction 3a.
- 3. Load address using programming instructions 3b and 3c.
- 4. Read data using programming instruction 3d.
- 5. Repeat steps 3 and 4 until all data have been read.

A more efficient data transfer can be achieved using the PROG_PAGEREAD instruction:

- 1. Enter JTAG instruction PROG_COMMANDS.
- 2. Enable Flash read using programming instruction 3a.
- 3. Load the page address using programming instructions 3b and 3c. PCWORD (refer to Table 107 on page 262) is used to address within one page and must be written as 0.
- 4. Enter JTAG instruction PROG_PAGEREAD.
- 5. Read the entire page by shifting out all instruction words in the page, starting with the LSB of the first instruction in the page and ending with the MSB of the last instruction in the page. Remember that the first 8 bits shifted out should be ignored.
- 6. Enter JTAG instruction PROG_COMMANDS.
- 7. Repeat steps 3 to 6 until all data have been read.

Programming the
EEPROMBefore programming the EEPROM a Chip Erase must be performed. See "Performing Chip
Erase" on page 288.

- 1. Enter JTAG instruction PROG_COMMANDS.
- 2. Enable EEPROM write using programming instruction 4a.
- 3. Load address High byte using programming instruction 4b.
- 4. Load address Low byte using programming instruction 4c.
- 5. Load data using programming instructions 4d and 4e.
- 6. Repeat steps 4 and 5 for all data bytes in the page.
- 7. Write the data using programming instruction 4f.
- Poll for EEPROM write complete using programming instruction 4g, or wait for t_{WLRH} (refer to Table 113 on page 272).
- 9. Repeat steps 3 to 8 until all data have been programmed.

Note that the PROG_PAGELOAD instruction can not be used when programming the EEPROM

Reading the EEPROM

- **DM** 1. Enter JTAG instruction PROG_COMMANDS.
 - Enable EEPROM read using programming instruction 5a.
 - 3. Load address using programming instructions 5b and 5c.
 - 4. Read data using programming instruction 5d.
 - 5. Repeat steps 3 and 4 until all data have been read.

Note that the PROG_PAGEREAD instruction can not be used when reading the EEPROM



Standby Supply Current

Figure 166. Standby Supply Current vs. V_{CC} (455 kHz Resonator, Watchdog Timer Disabled)





Figure 167. Standby Supply Current vs. V_{CC} (1 MHz Resonator, Watchdog Timer Disabled)





Register Summary

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
\$3F (\$5F)	SREG	I	т	Н	S	V	N	Z	С	9
\$3E (\$5E)	SPH	-	-	-	_	-	SP10	SP9	SP8	12
\$3D (\$5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	12
\$3C (\$5C)	OCR0	Timer/Counter	r0 Output Compar	e Register						85
\$3B (\$5B)	GICR	INT1	INT0	INT2	-	-	-	IVSEL	IVCE	48, 69
\$3A (\$5A)	GIFR	INTF1	INTF0	INTF2	-	-	-	-	-	70
\$39 (\$59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	OCIE0	TOIE0	85, 115, 133
\$38 (\$58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	OCF0	TOV0	86, 115, 133
\$37 (\$57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	250
\$36 (\$56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	180
\$35 (\$55)	MCUCR	SM2	SE	SM1	SM0	ISC11	ISC10	ISC01	ISC00	32, 68
\$34 (\$54)	MCUCSR	JTD FOC0	ISC2	COM01	JTRF	WDRF	BORF	EXTRF	PORF	41, 69, 231
\$33 (\$53) \$32 (\$52)	TCCR0 TCNT0	Timer/Counter	WGM00	CONIDT	COM00	WGM01	CS02	CS01	CS00	83 85
φ32 (φ32)	OSCCAL		bration Register							30
\$31 ⁽¹⁾ (\$51) ⁽¹⁾	OCDR	On-Chip Debu	Ť							227
\$30 (\$50)	SFIOR	ADTS2	ADTS1	ADTS0	_	ACME	PUD	PSR2	PSR10	57,88,134,201,221
\$2F (\$4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	110
\$2E (\$4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	113
\$2D (\$4D)	TCNT1H		r1 – Counter Regi	ster High Byte		•	·	·		114
\$2C (\$4C)	TCNT1L		r1 – Counter Regi							114
\$2B (\$4B)	OCR1AH	Timer/Counter	r1 – Output Comp	are Register A Hi	gh Byte					114
\$2A (\$4A)	OCR1AL		r1 – Output Comp	0	,					114
\$29 (\$49)	OCR1BH		r1 – Output Comp	<u> </u>						114
\$28 (\$48)	OCR1BL	Timer/Counter	r1 – Output Comp	are Register B Lo	w Byte					114
\$27 (\$47)	ICR1H		1 – Input Capture							114
\$26 (\$46)	ICR1L		r1 – Input Capture	· · · · ·						114
\$25 (\$45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	128
\$24 (\$44)	TCNT2	Timer/Counter	. ,	- De sister						130
\$23 (\$43)	OCR2		r2 Output Compar	e Register		4.00	TONOLID		TOPOLID	130
\$22 (\$42)	ASSR WDTCR	-	-	-	– WDTOE	AS2 WDE	TCN2UB WDP2	OCR2UB WDP1	TCR2UB WDP0	131 43
\$21 (\$41)	UBRRH	– URSEL	_		WDTOE	WDE		R[11:8]	WDPU	167
\$20 ⁽²⁾ (\$40) ⁽²⁾	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	166
\$1F (\$3F)	EEARH	-	-	-	-	-	-	-	EEAR8	19
\$1E (\$3E)	EEARL	EEPROM Add	Iress Register Lov							19
\$1D (\$3D)	EEDR	EEPROM Data	Ť	,						19
\$1C (\$3C)	EECR	-	-	-	-	EERIE	EEMWE	EEWE	EERE	19
\$1B (\$3B)	PORTA	PORTA7	PORTA6	PORTA5	PORTA4	PORTA3	PORTA2	PORTA1	PORTA0	66
\$1A (\$3A)	DDRA	DDA7	DDA6	DDA5	DDA4	DDA3	DDA2	DDA1	DDA0	66
\$19 (\$39)	PINA	PINA7	PINA6	PINA5	PINA4	PINA3	PINA2	PINA1	PINA0	66
\$18 (\$38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	66
\$17 (\$37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	66
\$16 (\$36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	66
\$15 (\$35)	PORTC	PORTC7	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	67
\$14 (\$34)	DDRC	DDC7	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	67
\$13 (\$33) \$12 (\$32)	PINC	PINC7 PORTD7	PINC6 PORTD6	PINC5 PORTD5	PINC4 PORTD4	PINC3 PORTD3	PINC2 PORTD2	PINC1 PORTD1	PINC0 PORTD0	67 67
\$12 (\$32) \$11 (\$31)	PORTD DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	67
\$10 (\$30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	67
\$0F (\$2F)	SPDR	SPI Data Reg		T IND 3					TINDO	142
\$0E (\$2E)	SPSR	SPIF	WCOL	-	-	-	-	_	SPI2X	142
\$0D (\$2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	142
\$0C (\$2C)	UDR	USART I/O Da								163
\$0B (\$2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	164
\$0A (\$2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	165
\$09 (\$29)	UBRRL		Rate Register Lo	w Byte						167
\$08 (\$28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	202
\$07 (\$27)	ADMUX	REFS1	REFS0	ADLAR	MUX4	MUX3	MUX2	MUX1	MUX0	217
\$06 (\$26)	ADCSRA	ADEN	ADSC	ADATE	ADIF	ADIE	ADPS2	ADPS1	ADPS0	219
\$05 (\$25)	ADCH		gister High Byte							220
	ADCL	ADC Data Register Low Byte						220		
\$04 (\$24)		1								
\$04 (\$24) \$03 (\$23) \$02 (\$22)	TWDR	1	al Interface Data F TWA5	Register TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	182 182



Instruction Set Summary


Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	S			•
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	Rdh:Rdl ← Rdh:Rdl + K	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	Rdh:Rdl ← Rdh:Rdl - K	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	Rd ← Rd v Rr	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	Rd ← \$00 – Rd	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	Rd ← \$FF	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \le 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \le 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \le 1$	Z,C	2
BRANCH INSTRUC	CTIONS				
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP	k	Direct Jump	PC ← k	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC \leftarrow PC + 2 or 3	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC				2, 14, 4,0,11	
SBRS	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC ← PC + 2 or 3	None	1/2/3
	Rr, b Rr, b	Skip if Bit in Register Cleared Skip if Bit in Register is Set	if (Rr(b)=0) PC \leftarrow PC + 2 or 3 if (Rr(b)=1) PC \leftarrow PC + 2 or 3		
SBIC				None	1/2/3
	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC \leftarrow PC + 2 or 3	None None	1/2/3 1/2/3
SBIC	Rr, b P, b	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared	if $(\text{Rr}(b)=1) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3$ if $(\text{P}(b)=0) \text{PC} \leftarrow \text{PC} + 2 \text{ or } 3$	None None None	1/2/3 1/2/3 1/2/3
SBIC SBIS	Rr, b P, b P, b	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \end{array}$	None None None None	1/2/3 1/2/3 1/2/3 1/2/3
SBIC SBIS BRBS	Rr, b P, b P, b s, k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC{\leftarrow}PC{+}k + 1 \end{array}$	None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC	Rr, b P, b P, b s, k s, k s, k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \\ \text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC{+}k + 1 \end{array}$	None None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2
SBIC SBIS BRBS BRBC BREQ	Rr, b P, b P, b s, k s, k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \end{array}$	None None None None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2
SBIC SBIS BRBS BRBC BREQ BRNE	Rr, b P, b s, k s, k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \\ \text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \\ \text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1 \end{array}$	None None None None None None None None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS	Rr, b P, b s, k s, k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC	Rr, b P, b s, k s, k k k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\\\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\\\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\\\ \text{if } (SREG(s){=}1) \text{ then } PC \leftarrow PC{+}k + 1 \\\\ \text{if } (SREG(s){=}0) \text{ then } PC \leftarrow PC{+}k + 1 \\\\ \text{if } (Z{=}1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (Z{=}0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (C{=}1) \text{ then } PC \leftarrow PC + k + 1 \\\\ \text{if } (C{=}0) \text{ then } PC \leftarrow PC + k + 1 \\\\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH	Rr, b P, b S, k s, k k k k k k k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Carry Cleared Branch if Same or Higher	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO	Rr, b P, b S, k s, k k k k k k k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Status or Higher Branch if Lower	$\begin{array}{c} \text{if } (\text{Rr}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \\ \text{if } (\text{P}(\text{b})=0) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \\ \text{if } (\text{P}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \\ \text{if } (\text{SREG}(\text{s})=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \text{if } (\text{Z}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \\ \\ \text{if } (\text{N}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL	Rr, b P, b S, k s, k k k k k k k k k k k k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus	$\begin{array}{c} \text{if } (Rr(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}0) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (P(b){=}1) PC \leftarrow PC + 2 \text{ or } 3 \\ \\ \text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC{+}k + 1 \\ \\ \text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \text{if } (N = 0) \text{ then } PC \leftarrow PC + k + 1 \\ \\ \end{array}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE	Rr, b P, b S, k s, k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Same or Higher Branch if Lower Branch if Diver Branch if Diver Branch if Diver Branch if Same or Higher Branch if Lower Branch if Diver Branch if Diver	$\begin{array}{c} \text{if } (Rr(b){=}1) \mbox{PC} \leftarrow \mbox{PC} {+} 2 \mbox{ or } 3 \\ \\ \text{if } (P(b){=}0) \mbox{PC} \leftarrow \mbox{PC} {+} 2 \mbox{ or } 3 \\ \\ \text{if } (P(b){=}1) \mbox{PC} \leftarrow \mbox{PC} {+} 2 \mbox{ or } 3 \\ \\ \text{if } (SREG(s) {=} 1) \mbox{then } \mbox{PC} \leftarrow \mbox{PC}{+} k {+} 1 \\ \\ \text{if } (SREG(s) {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC}{+} k {+} 1 \\ \\ \text{if } (Z {=} 1) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (Z {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (C {=} 1) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (C {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (C {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (C {=} 1) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (N {=} 1) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \text{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} \leftarrow \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} {-} \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} {+} \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} {+} \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} {+} \mbox{PC} {+} k {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} {+} \mbox{K} {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{PC} {+} \mbox{K} {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{K} {+} \mbox{K} {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{K} {+} \mbox{K} {+} 1 \\ \\ \mbox{if } (N {=} 0) \mbox{then } \mbox{if } N {=} 0 \\ \\ \mbox{if } (N {=} 0) \mbox{then } N {=} 0$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT	Rr, b P, b S, k s, k k k k k k k k k k k k k k k k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Lower Branch if Plus Branch if Greater or Equal, Signed	$\begin{array}{c} \text{if } (\text{Rr}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=0) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{SREG}(\text{s})=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{}$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC BRC BRC BRCS BRCC BRSH BRLO BRMI BRPL BRQE BRLT BRHS	Rr, b P, b S, k s, k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Carry Cleared Branch if Lower Branch if Plus Branch if Minus Branch if Minus Branch if Minus Branch if Market or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (\text{Rr}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=0) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{REG}(\text{s})=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{PC} +\text{PC}+\text{k}+1 \\ \end{array}{if } (\text{PC}+\text{PC}+\text{k}+1 \\ \end{array}{if } (\text{PC}+\text{k}+1 \\ \end{array}{if } (\text{PC}+\text{k}+1 \\ \end{array}{if } (\text{PC}+\text{k}+1 \\ \end{array}{if } (\text{PC}+\text{k}+1$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	Rr, b P, b S, k s, k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Muus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (\text{Rr}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=0) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{REG}(\text{s})=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} = 0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC BRC BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRHS BRHC BRTS	Rr, b P, b S, k s, k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Minus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (\text{Rr}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=0) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{REG}(\text{s})=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{T}=1) \text{ then } $	None None	1/2/3 1/2/3 1/2/3 1/2/3 1/2
SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC	Rr, b P, b S, k s, k k	Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Muus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set	$\begin{array}{c} \text{if } (\text{Rr}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=0) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{P}(\text{b})=1) \text{PC} \leftarrow \text{PC}+2 \text{ or } 3 \\ \text{if } (\text{REG}(\text{s})=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{SREG}(\text{s})=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{Z}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{C}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} = 0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{N} \oplus \text{V}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=1) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \text{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+\text{k}+1 \\ \end{array}{if } (\text{H}=0) \text{ then } \text{PC} \leftarrow \text{PC}+$	None	1/2/3 1/2/3 1/2/3 1/2/3 1/2



Mnemonics	Operands	Description	Operation	Flags	#Clocks
CLH		Clear Half Carry Flag in SREG	H ← 0	Н	1
MCU CONTROL I	NSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-Chip Debug Only	None	N/A



44M1





Electrical Characteristics 291

Absolute Maximum Ratings* 291 DC Characteristics 291 External Clock Drive Waveforms 293 External Clock Drive 293 Two-wire Serial Interface Characteristics 294 SPI Timing Characteristics 295 ADC Characteristics 297

ATmega16 Typical Characteristics 299

Register Summary 331

Instruction Set Summary 333

Ordering Information 336

Packaging Information 337

44A 337 40P6 338 44M1 339

Errata 340

ATmega16(L) Rev. M 340 ATmega16(L) Rev. L 340 ATmega16(L) Rev. K 341 ATmega16(L) Rev. J 342 ATmega16(L) Rev. I 343 ATmega16(L) Rev. H 344

Datasheet Revision History 345

Rev. 2466T-07/10 345 Rev. 2466S-05/09 345 Rev. 2466R-06/08 345 Rev. 2466Q-05/08 345 Rev. 2466P-08/07 345 Rev. 2466P-03/07 345 Rev. 2466N-10/06 346 Rev. 2466M-04/06 346 Rev. 2466L-06/05 346 Rev. 2466L-06/05 346 Rev. 2466L-10/04 346 Rev. 2466I-10/04 346 Rev. 2466H-12/03 347 Rev. 2466F-02/03 347

