



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	80 x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c620-20i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



PIC16C62X

EPROM-Based 8-Bit CMOS Microcontrollers

Devices included in this data sheet:

Referred to collectively as PIC16C62X.

- PIC16C620 PIC16C620A
- PIC16C621 PIC16C621A
- PIC16C622 PIC16C622A
- PIC16CR620A

High Performance RISC CPU:

- Only 35 instructions to learn
- All single cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC 40 MHz clock input
 - DC 100 ns instruction cycle

Device	Program Memory	Data Memory
PIC16C620	512	80
PIC16C620A	512	96
PIC16CR620A	512	96
PIC16C621	1K	80
PIC16C621A	1K	96
PIC16C622	2K	128
PIC16C622A	2K	128

· Interrupt capability

- 16 special function hardware registers
- 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes

Peripheral Features:

- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
- Two analog comparators
- Programmable on-chip voltage reference (VREF) module
- Programmable input multiplexing from device inputs and internal voltage reference
- Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagrams

PDIP, SOIC, Windowed CERDIP



Special Microcontroller Features:

- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- · Programmable code protection
- · Power saving SLEEP mode
- Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- Fully static design
- · Wide operating range
 - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μA typical @ 3.0V, 32 kHz
 - < 1.0 μA typical standby current @ 3.0V

Table of Contents

1.0	General Description	. 5
2.0	PIC16C62X Device Varieties	. 7
3.0	Architectural Overview	. 9
4.0	Memory Organization	13
5.0	I/O Ports	25
6.0	Timer0 Module	31
7.0	Comparator Module	37
8.0	Voltage Reference Module	43
9.0	Special Features of the CPU	45
10.0	Instruction Set Summary	61
11.0	Development Support	75
12.0	Electrical Specifications	81
13.0	Device Characterization Information	09
14.0	Packaging Information 1	13
Append	Jix A: Enhancements 1	19
Append	dix B: Compatibility 1	19
Index		21
On-Line	e Support 1	23
System	Information and Upgrade Hot Line	23
Reader	r Response 1	24
Produc	t Identification System 1	25

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

2.0 PIC16C62X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C62X Product Identification System section at the end of this data sheet. When placing orders, please use this page of the data sheet to specify the correct part number.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the Oscillator modes.

Microchip's PICSTART[®] and PRO MATE[®] programmers both support programming of the PIC16C62X.

Note: Microchip does not recommend code protecting windowed devices.

2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications. In addition to the program memory, the configuration bits must also be programmed.

2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP programming service for factory production orders. This service is made available for users who chose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices, but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your Microchip Technology sales office for more details.

2.4 Serialized Quick-Turnaround-Productionsm (SQTPsm) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number, which can serve as an entry-code, password or ID number.

4.0 MEMORY ORGANIZATION

4.1 Program Memory Organization

The PIC16C62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16C620(A) and PIC16CR620, 1K x 14 (0000h - 03FFh) for the PIC16C621(A) and 2K x 14 (0000h - 07FFh) for the PIC16C622(A) are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16C(R)620(A)) or 1K x 14 space (PIC16C621(A)) or 2K x 14 space (PIC16C622(A)). The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16C620/PIC16C620A/

PIC16CR620A



FIGURE 4-2:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16C621/PIC16C621A



FIGURE 4-3:

PROGRAM MEMORY MAP AND STACK FOR THE PIC16C622/PIC16C622A



4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
 - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x
IRP	RP1	RP0	TO	PD	Z	DC	С
bit 7	•						bit 0
IRP: Regis	ster Bank Sele	ect bit (used	d for indirect	addressing)		
1 = Bank 2	2, 3 (100h - 1F	FFh)					
0 = Bank (The IRP hi), 1 (UUN - FFI it is reserved	n) on the PIC:	16C62X alw	/avs maintai	in this hit cle	ar	
RP<1·0>	Register Banl	C Select hits	s (used for c	lirect addres	sina)		
01 = Bank	1 (80h - FFh)			Joinig)		
00 = Bank	0 (00h - 7Fh))					
Each bank	is 128 bytes.	The RP1 b	oit is reserve	ed on the Pl	C16C62X; a	lways maint	ain this bit
clear.							
IU: Time-o			tion of at t	I Dinatruati	~~		
1 = Alter p 0 = A WD1	ower-up, сък Г time-out осо	curred		EP Instructi	on		
PD: Power	r-down bit						
1 = After power-up or by the CLRWDT instruction							
0 = By exe	ecution of the	SLEEP inst	ruction				
Z: Zero bit							
1 = The result of an arithmetic or logic operation is zero							
	suit of an and) instructions)(for borrow)	the polarity
is reversed)							
1 = A carry-out from the 4th low order bit of the result occurred							
0 = No car	ry-out from th	e 4th low o	rder bit of th	ie result			
C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)							
1 = A carry-out from the Most Significant bit of the result occurred							
0 = No car	ry-out from th	ie Most Sig	nificant dit o		occurrea	مرامي مراما	
Note:	complement	of the seco	s reversed. nd operand	For rotate	ON IS EXECUT) instruction	s this bit is
loaded with either the high or low order bit of the source register.							
Legend:							
R = Reada	able bit	VV = VV	ritable bit	U = Unin	nplemented	bit, read as	'0'
- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown
	Reserved IRP bit 7 IRP: Regis 1 = Bank 2 0 = Bank 0 The IRP bit RP<1:0>: 01 = Bank 0 RP<1:0>: 01 = Bank 0 Bank 0 RP<1:0>: 01 = Bank 0 RP<1:0>: 01 = Bank 0 RP<1:0>: 0 = Bank 0 I = After p 0 = A WD1 PD: Power 1 = After p 0 = By exee Z: Zero bit 1 = The re 0 = The re DC: Digit c is reversed 1 = A carry 0 = No car C: Carry/b 1 = A carry 0 = No car Note: Legend: R = Reada - n = Value	ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from	ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? RP<1:0> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. TO : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred PD : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst Z : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-</td> <td>Reserved Revol R-1 R-1 R-1 IRP RP1 RP0 TO PD bit 7 IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintait RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed) 1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =</td> <td>Reserved Reserved R/W-0 R-1 R-1 R/W-x IRP RP1 RP0 TO PD Z bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit cle RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 1 = A carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 2: A carry-out from the Most Significant bit of the result occurred 0 No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bi</td> <td>Reserved Revol R-1 R-1 R/W-x R/W-x IRP RP1 RP0 TO PD Z DC bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 Bank 2, 3 (100h - 1FFh) 0 Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit clear. RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 00 Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain the clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 0 = A word of the SLEEP instruction 2 2 Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = N carry-out from the 4th low order bit of the result Cc Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 No carry-out</td>	ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-	Reserved Revol R-1 R-1 R-1 IRP RP1 RP0 TO PD bit 7 IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintait RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero DC: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed) 1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =	Reserved Reserved R/W-0 R-1 R-1 R/W-x IRP RP1 RP0 TO PD Z bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit cle RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 0 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction 0 = By execution of the SLEEP instruction 2: Zero bit 1 = The result of an arithmetic or logic operation is zero 0 1 = A carry-out from the 4th low order bit of the result C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 2: A carry-out from the Most Significant bit of the result occurred 0 No carry-out from the Most Significant bit of the result occurred 0 = No carry-out from the Most Significant bi	Reserved Revol R-1 R-1 R/W-x R/W-x IRP RP1 RP0 TO PD Z DC bit 7 IRP: Register Bank Select bit (used for indirect addressing) 1 Bank 2, 3 (100h - 1FFh) 0 Bank 0, 1 (00h - FFh) The IRP bit is reserved on the PIC16C62X; always maintain this bit clear. RP<1:0>: Register Bank Select bits (used for direct addressing) 01 = Bank 1 (80h - FFh) 00 Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh) Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain the clear. TO: Time-out bit 1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 0 = A WDT time-out occurred PD: Power-down bit 1 = After power-up or by the CLRWDT instruction 0 0 = A word of the SLEEP instruction 2 2 Zero bit 1 = The result of an arithmetic or logic operation is zero 0 = N carry-out from the 4th low order bit of the result Cc Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed) 1 = A carry-out from the 4th low order bit of the result occurred 0 No carry-out

OPTION Register 4.2.2.2

The OPTION register is a readable and writable register, which contains various control bits to configure the TMR0/WDT prescaler, the external RB0/INT interrupt, TMR0 and the weak pull-ups on PORTB.

Note:	To achieve a 1:1 prescaler assignment for
	TMR0, assign the prescaler to the WDT
	(PSA = 1).

REGISTER 4-2:	OPTION REGISTER (ADDRESS 81H)
---------------	-------------------------------

RBPU INTEDG TOCS TOSE bit 7 bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	PSA t latch va DCKI pin DCKI pin	PS2	PS1	PS0 bit 0				
bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3	t latch va DCKI pin DCKI pin	alues		bit 0				
bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues						
bit 7 RBPU: PORTB Pull-up Enable bit 1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 T0CS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	rt latch va DCKI pin DCKI pin	alues						
1 = PORTB pull-ups are disabled 0 = PORTB pull-ups are enabled by individual por bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	t latch va DCKI pin DCKI pin	alues						
 bit 6 INTEDG: Interrupt Edge Select bit Interrupt on rising edge of RB0/INT pin Interrupt on falling edge of RB0/INT pin Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit Transition on RA4/T0CKI pin Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit Increment on high-to-low transition on RA4/T0 Increment on low-to-high transition on RA4/T0 bit 3)CKI pin)CKI pin	alues						
bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit	DCKI pin DCKI pin							
1 = Interrupt on rising edge of RB0/INT pin 0 = Interrupt on falling edge of RB0/INT pin bit 5 T0CS : TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit)CKI pin)CKI pin							
 bit 5 TOCS: TMR0 Clock Source Select bit Transition on RA4/T0CKI pin Transition on RA4/T0CKI pin Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit Increment on high-to-low transition on RA4/T0 Increment on low-to-high transition on RA4/T0 bit 3)CKI pin)CKI pin							
bit 5 TOCS : TMR0 Clock Source Select bit 1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit)CKI pin)CKI pin							
1 = Transition on RA4/T0CKI pin 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE : TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit)CKI pin)CKI pin							
 0 = Internal instruction cycle clock (CLKOUT) bit 4 T0SE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit)CKI pin)CKI pin							
bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA: Prescaler Assignment bit)CKI pin)CKI pin							
1 = Increment on high-to-low transition on RA4/T0 0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit	CKI pin CKI pin							
0 = Increment on low-to-high transition on RA4/T0 bit 3 PSA : Prescaler Assignment bit	OCKI pin							
bit 3 PSA : Prescaler Assignment bit								
	bit 3 PSA : Prescaler Assignment bit							
1 = Prescaler is assigned to the WDT	1 = Prescaler is assigned to the WDT							
0 = Prescaler is assigned to the Timer0 module								
bit 2-0 PS<2:0> : Prescaler Rate Select bits								
Bit Value TMR0 Rate WDT Rate								
000 1:2 1:1								
001 1:4 1:2								
101 1:64 1:32								
110 1:128 1:64								
111 1 : 256 1 : 128								

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

4.3 PCL and PCLATH

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any RESET, the PC is cleared. Figure 4-8 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0> \rightarrow PCH). The lower example in the figure shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3> \rightarrow PCH).

FIGURE 4-8: LOADING OF PC IN DIFFERENT SITUATIONS



4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 byte block). Refer to the application note, *"Implementing a Table Read"* (AN556).

4.3.2 STACK

The PIC16C62X family has an 8-level deep x 13-bit wide hardware stack (Figure 4-2 and Figure 4-3). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no STATUS bits to indicate stack overflow or stack underflow conditions.
 - 2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions, or the vectoring to an interrupt address.

5.2 PORTB and TRISB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding data direction register is TRISB. A '1' in the TRISB register puts the corresponding output driver in a High Impedance mode. A '0' in the TRISB register puts the contents of the output latch on the selected pin(s).

Reading PORTB register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. So a write to a port implies that the port pins are first read, then this value is modified and written to the port data latch.

Each of the PORTB pins has a weak internal pull-up ($\approx 200 \ \mu A \ typical$). A single control bit can turn on all the pull-ups. This is done by clearing the RBPU (OPTION<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on Power-on Reset.

Four of PORTB's pins, RB<7:4>, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (e.g., any RB<7:4> pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB<7:4>) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB<7:4> are OR'ed together to generate the RBIF interrupt (flag latched in INTCON<0>).

FIGURE 5-5: BLOCK DIAGRAM OF RB<7:4> PINS



This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a key pad and make it possible for wake-up on key-depression. (See AN552, "Implementing Wake-Up on Key Strokes.)

Note:	If a change on the I/O pin should occur		
	when the read operation is being executed		
	(start of the Q2 cycle), then the RBIF inter-		
	rupt flag may not get set.		

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.





7.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The On-Chip Voltage Reference (Section 8.0) can also be an input to the comparators.

The CMCON register, shown in Register 7-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 7-1.

REGISTER 7-1: CMCON REGISTER (ADDRESS 1Fh)

	R-0	R-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	C2OUT	C10UT	—	—	CIS	CM2	CM1	CM0
	bit 7							bit 0
bit 7	C2OUT : Comparator 2 output 1 = C2 VIN+ > C2 VIN- 0 = C2 VIN+ < C2 VIN-							
bit 6	C1OUT : Comparator 1 output 1 = C1 VIN+ > C1 VIN- 0 = C1 VIN+ < C1 VIN-							
bit 5-4	Unimplem	ented: Read	d as '0'					
bit 3	CIS: Comparator Input Switch When CM<2:0>: = 001: 1 = C1 VIN- connects to RA3 0 = C1 VIN- connects to RA0 When CM<2:0> = 010: 1 = C1 VIN- connects to RA3 C2 VIN- connects to RA2 0 = C1 VIN- connects to RA0 C2 VIN- connects to RA1							
bit 2-0	CM<2:0>: (Comparator	mode.					
	Logondi							

L	.egend:			
F	R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

MOVLW	0x03	;Init comparator mode
MOVWF	CMCON	;CM<2:0> = 011
CLRF	PORTA	;Init PORTA
BSF	STATUS, RPO	;Select Bank1
MOVLW	0x07	;Initialize data direction
MOVWF	TRISA	;Set RA<2:0> as inputs
		;RA<4:3> as outputs
		;TRISA<7:5> always read `0'
BCF	STATUS, RPO	;Select Bank 0
CALL	DELAY 10	;10µs delay
MOVF	CMCON,F	;Read CMCONtoend change condition
BCF	PIR1,CMIF	;Clear pending interrupts
BSF	STATUS, RPO	;Select Bank 1
BSF	PIE1,CMIE	;Enable comparator interrupts
BCF	STATUS, RPO	;Select Bank 0
BSF	INTCON, PEIE	;Enable peripheral interrupts
BSF	INTCON, GIE	;Global interrupt enable

7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).





7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSs and VDD, and can be applied to either pin of the comparator(s).

7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

9.0 SPECIAL FEATURES OF THE CPU

Special circuits to deal with the needs of real-time applications are what sets a microcontroller apart from other processors. The PIC16C62X family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection.

These are:

- 1. OSC selection
- 2. RESET Power-on Reset (POR) Power-up Timer (PWRT) Oscillator Start-up Timer (OST) Brown-out Reset (BOR)
- 3. Interrupts
- 4. Watchdog Timer (WDT)
- 5. SLEEP
- 6. Code protection
- 7. ID Locations
- 8. In-Circuit Serial Programming™

The PIC16C62X devices have a Watchdog Timer which is controlled by configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. There is also circuitry to RESET the device if a brown-out occurs, which provides at least a 72 ms RESET. With these three functions on-chip, most applications need no external RESET circuitry.

The SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

PIC16C62X

FIGURE 9-11: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP) Vdd Vdd D R R1 MCLR PIC16C62X С Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down. **2:** < 40 k Ω is recommended to make sure that voltage drop across R does not violate the device's electrical specification. **3:** R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin

breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

FIGURE 9-12: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate RESET when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
 - **2:** Internal Brown-out Reset circuitry should be disabled when using this circuit.

FIGURE 9-13: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



3: Resistors should be adjusted for the characteristics of the transistor.

FIGURE 9-14: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 3



This brown-out protection circuit employs Microchip Technology's MCP809 microcontroller supervisor. The MCP8XX and MCP1XX families of supervisors provide push-pull and open collector outputs with both high and low active RESET pins. There are 7 different trip point selections to accommodate 5V and 3V systems.

9.5 Interrupts

The PIC16C62X has 4 sources of interrupt:

- External interrupt RB0/INT
- TMR0 overflow interrupt
- PORTB change interrupts (pins RB<7:4>)
- · Comparator interrupt

The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in INTCON register. GIE is cleared on RESET.

The "return from interrupt" instruction, RETFIE, exits interrupt routine, as well as sets the GIE bit, which reenable RB0/INT interrupts.

The INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flag is contained in the special register PIR1. The corresponding interrupt enable bit is contained in special registers PIE1.

When an interrupt is responded to, the GIE is cleared to disable any further interrupt, the return address is pushed into the stack and the PC is loaded with 0004h.

FIGURE 9-15: INTERRUPT LOGIC

Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid RB0/ INT recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 9-16). The latency is the same for one or two cycle instructions. Once in the interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.
 - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The CPU will execute a NOP in the cycle immediately following the instruction which clears the GIE bit. The interrupts which were ignored are still pending to be serviced when the GIE bit is set again.



TABLE 9-6: SUMMARY OF INTERRUPT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR Reset	Value on all other RESETS ⁽¹⁾
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	—	CMIF	—	_	—	—	—	—	-0	-0
8Ch	PIE1	—	CMIE	_	_	_	—	_	_	-0	-0

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W register and STATUS register). This will have to be implemented in software.

Example 9-3 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-3:

- · Stores the W register
- Stores the STATUS register in Bank 0
- Executes the ISR code
- Restores the STATUS (and bank select bit register)
- · Restores the W register

EXAMPLE 9-3: SAVING THE STATUS AND W REGISTERS IN RAM

MOVWF	W_TEMP	;copy W to temp register, ;could be in either bank
SWAPF	STATUS,W	;swap status to be saved into W
BCF	STATUS, RPO	;change to bank 0 regardless ;of current bank
MOVWF	STATUS_TEMP	;save status to bank 0 ;register
:		
:	(ISR)	
:		
SWAPF	STATUS_TEMP, W	;swap STATUS_TEMP register ;into W, sets bank to origi- nal ;state
MOVWF	STATUS	;move W into STATUS register
SWAPF	W_TEMP,F	;swap W_TEMP
SWAPF	W_TEMP,W	;swap W_TEMP into W

DECFSZ	Decrement f, Skip if 0							
Syntax:	[<i>label</i>] DECFSZ f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(f) - 1 \rightarrow (dest); skip if result = 0							
Status Affected:	None							
Encoding:	00 1011 dfff ffff							
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction.							
Words:	1							
Cycles:	1(2)							
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • •							
	After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1							
GOTO	Unconditional Branch							
Syntax:	[<i>label</i>] GOTO k							
Operands:	$0 \leq k \leq 2047$							
Operation:	k → PC<10:0> PCLATH<4:3> → PC<12:11>							
Status Affected:	None							
Encoding:	10 1kkk kkkk kkkk							
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cycle instruction.							
Words:	1							
Cycles:	2							
Example	GOTO THERE							
	After Instruction PC = Address THERE							

INCF	Increment f						
Syntax:	[label] INCF f,d						
Operands:	$0 \le f \le 127$ d \in [0,1]						
Operation:	(f) + 1 \rightarrow (dest)						
Status Affected:	Z						
Encoding:	00 1010 dfff fff	f					
Description:	incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.						
Words:	1						
Cycles:	1						
Example	INCF CNT, 1						
	Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 Z = 1						

12.3 DC CHARACTERISTICS: PIC16CR62XA-04 (Commercial, Industrial, Extended) PIC16CR62XA-20 (Commercial, Industrial, Extended) PIC16LCR62XA-04 (Commercial, Industrial, Extended) (CONT.)

				Standard Operating Conditions (unless otherwise stated)						
PIC16CR62XA-04				Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and						
PIC16CR62XA-20				•			$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and			
						-4	$0^{\circ}C \leq TA \leq +125^{\circ}C$ for extended			
				Standard Operating Conditions (unless otherwise stated)						
				Operating temperature -40° C $<$ TA $< +85^{\circ}$ C for industrial and						
PIC16LCR62XA-04				ling ton	porat		0° C < TA < +70°C for commercial and			
						-40	P° $\leq T_{A} \leq +125^{\circ}$ C for extended			
Dorom	Sum	Characteristic	Min	Tunt	Mox	Unito				
No	Sym	Characteristic	IVIIII	турт	wax	Units	conditions			
NO.	1			000	050)/55 0.0)/			
D020	IPD	Power-down Current ⁽³⁾	—	200	950	nA	VDD = 3.0V			
			_	0.400	1.0	μΑ				
			_	0.600	2.2	μΑ	VDD - 5.5V			
Daga	1	- (0)	_	5.0	9.0	μΑ	VDD – 5.5V Extended Temp.			
D020	IPD	Power-down Current ⁽³⁾	—	200	850	nA	VDD = 2.5V			
			—	200	950	nA A	$VDD = 3.0V^{*}$			
			_	0.600	2.2	μΑ	VDD = 5.5V			
D aga		(5)	_	5.0	9.0	μΑ				
D022	Δ IWDT	WD1 Current ⁽³⁾	—	6.0	10	μA	VDD=4.0V			
D0004	415.05	Decours out Decot Quere at(5)		75	12	μΑ	$\frac{(125^{\circ}C)}{C}$			
DUZZA		Brown-out Reset Current(*)	_	75	125	μΑ	BOD enabled, $VDD = 5.0V$			
D023		Comparator Current for each	_	30	60	μA	VDD = 4.0V			
00234		Vere Current ⁽⁵⁾		80	125					
DOZJA		WDT Current ⁽⁵⁾		00	100	μΑ	VDD = 4.0V			
D022		wDT Current(**	_	6.0	10	μΑ	VDD-4.0V (125°C)			
00224		Brown out Posot Current ⁽⁵⁾		75	12	μΑ	$\frac{(125)}{125}$ C)			
D022A		Comparator Current for each		30	60	μΑ	$V_{DD} = 4.0V$			
0025		Comparator ⁽⁵⁾		50	00	μΛ	VDD - 4.0V			
D023A	Δ IVREF	VREF Current ⁽⁵⁾	_	80	135	μA	VDD = 4.0V			
1A	Fosc	LP Oscillator Operating Frequency	0	_	200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0		4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0		4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0		20	MHz	All temperatures			
1A	Fosc	LP Oscillator Operating Frequency	0	—	200	kHz	All temperatures			
		RC Oscillator Operating Frequency	0		4	MHz	All temperatures			
		XT Oscillator Operating Frequency	0	—	4	MHz	All temperatures			
		HS Oscillator Operating Frequency	0	—	20	MHz	All temperatures			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

PIC16C62X

FIGURE 12-16: TIMER0 CLOCK TIMING



TABLE 12-6: TIMER0 CLOCK REQUIREMENTS	TABLE 12-6:	TIMER0 CLOCK REQUIREMENTS
---------------------------------------	-------------	---------------------------

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5 Tcy + 20*	—	—	ns	
			With Prescaler	10*	—		ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5 Tcy + 20*	—	-	ns	
			With Prescaler	10*	—	-	ns	
42	Tt0P	T0CKI Period		$\frac{\text{TCY} + 40}{\text{N}}^*$	—		ns	N = prescale value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

13.0 DEVICE CHARACTERIZATION INFORMATION

The graphs and tables provided in this section are for design guidance and are not tested. In some graphs or tables, the data presented is outside specified operating range (e.g., outside specified VDD range). This is for information only and devices will operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution, while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively, where σ is standard deviation.



FIGURE 13-1: IDD VS. FREQUENCY (XT MODE, VDD = 5.5V)

FIGURE 13-2: PIC16C622A IPD VS. VDD (WDT DISABLE)



© 2003 Microchip Technology Inc.

18-Lead Plastic Dual In-line (P) – 300 mil (PDIP)



		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		18			18	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60
Overall Length	D	.890	.898	.905	22.61	22.80	22.99
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56
Overall Row Spacing §	eB	.310	.370	.430	7.87	9.40	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-007

APPENDIX A: ENHANCEMENTS

The following are the list of enhancements over the PIC16C5X microcontroller family:

- Instruction word length is increased to 14 bits. This allows larger page sizes both in program memory (4K now as opposed to 512 before) and register file (up to 128 bytes now versus 32 bytes before).
- 2. A PC high latch register (PCLATH) is added to handle program memory paging. PA2, PA1, PA0 bits are removed from STATUS register.
- 3. Data memory paging is slightly redefined. STATUS register is modified.
- Four new instructions have been added: RETURN, RETFIE, ADDLW, and SUBLW.
 Two instructions TRIS and OPTION are being phased out, although they are kept for compatibility with PIC16C5X.
- 5. OPTION and TRIS registers are made addressable.
- 6. Interrupt capability is added. Interrupt vector is at 0004h.
- 7. Stack size is increased to 8 deep.
- 8. RESET vector is changed to 0000h.
- RESET of all registers is revisited. Five different RESET (and wake-up) types are recognized. Registers are reset differently.
- 10. Wake-up from SLEEP through interrupt is added.
- 11. Two separate timers, Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) are included for more reliable power-up. These timers are invoked selectively to avoid unnecessary delays on power-up and wake-up.
- 12. PORTB has weak pull-ups and interrupt-onchange feature.
- 13. Timer0 clock input, T0CKI pin is also a port pin (RA4/T0CKI) and has a TRIS bit.
- 14. FSR is made a full 8-bit register.
- 15. "In-circuit programming" is made possible. The user can program PIC16CXX devices using only five pins: VDD, VSS, VPP, RB6 (clock) and RB7 (data in/out).
- PCON STATUS register is added with a Poweron-Reset (POR) STATUS bit and a Brown-out Reset STATUS bit (BOD).
- 17. Code protection scheme is enhanced such that portions of the program memory can be protected, while the remainder is unprotected.
- 18. PORTA inputs are now Schmitt Trigger inputs.
- 19. Brown-out Reset reset has been added.
- 20. Common RAM registers F0h-FFh implemented in bank1.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16C5X to PIC16CXX, the user should take the following steps:

- 1. Remove any program memory page select operations (PA2, PA1, PA0 bits) for CALL, GOTO.
- 2. Revisit any computed jump operations (write to PC or add to PC, etc.) to make sure page bits are set properly under the new scheme.
- 3. Eliminate any data memory page switching. Redefine data variables to reallocate them.
- 4. Verify all writes to STATUS, OPTION, and FSR registers since these have changed.
- 5. Change RESET vector to 0000h.