



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Active |
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | - |
| Peripherals | Brown-out Detect/Reset, POR, WDT |
| Number of I/O | 13 |
| Program Memory Size | 896B (512 x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 96 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 5.5V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 125°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 20-SSOP (0.209", 5.30mm Width) |
| Supplier Device Package | 20-SSOP |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16c620a-04e-ss |

EPROM-Based 8-Bit CMOS Microcontrollers

Devices included in this data sheet:

Referred to collectively as PIC16C62X.

- PIC16C620 • PIC16C620A
- PIC16C621 • PIC16C621A
- PIC16C622 • PIC16C622A
- PIC16CR620A

High Performance RISC CPU:

- Only 35 instructions to learn
- All single cycle instructions (200 ns), except for program branches which are two-cycle
- Operating speed:
 - DC - 40 MHz clock input
 - DC - 100 ns instruction cycle

| Device | Program Memory | Data Memory |
|-------------|----------------|-------------|
| PIC16C620 | 512 | 80 |
| PIC16C620A | 512 | 96 |
| PIC16CR620A | 512 | 96 |
| PIC16C621 | 1K | 80 |
| PIC16C621A | 1K | 96 |
| PIC16C622 | 2K | 128 |
| PIC16C622A | 2K | 128 |


- Interrupt capability
- 16 special function hardware registers
- 8-level deep hardware stack
- Direct, Indirect and Relative addressing modes

Peripheral Features:


- 13 I/O pins with individual direction control
- High current sink/source for direct LED drive
- Analog comparator module with:
 - Two analog comparators
 - Programmable on-chip voltage reference (VREF) module
 - Programmable input multiplexing from device inputs and internal voltage reference
 - Comparator outputs can be output signals
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler

Pin Diagrams

PDIP, SOIC, Windowed Cerdip



SSOP



Special Microcontroller Features:

- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Brown-out Reset
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- Selectable oscillator options
- Serial in-circuit programming (via two pins)
- Four user programmable ID locations

CMOS Technology:

- Low power, high speed CMOS EPROM technology
- Fully static design
- Wide operating range
 - 2.5V to 5.5V
- Commercial, industrial and extended temperature range
- Low power consumption
 - < 2.0 mA @ 5.0V, 4.0 MHz
 - 15 μ A typical @ 3.0V, 32 kHz
 - < 1.0 μ A typical standby current @ 3.0V

PIC16C62X

3.1 Clocking Scheme/Instruction Cycle

The clock input (OSC1/CLKIN pin) is internally divided by four to generate four non-overlapping quadrature clocks namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow is shown in Figure 3-2.


3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 3-1).


A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).

FIGURE 3-2: CLOCK/INSTRUCTION CYCLE



EXAMPLE 3-1: INSTRUCTION PIPELINE FLOW



PIC16C62X

4.2.2.6 PCON Register

The PCON register contains flag bits to differentiate between a Power-on Reset, an external MCLR Reset, WDT Reset or a Brown-out Reset.

Note: $\overline{\text{BOR}}$ is unknown on Power-on Reset. It must then be set by the user and checked on subsequent RESETS to see if $\overline{\text{BOR}}$ is cleared, indicating a brown-out has occurred. The BOR STATUS bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by programming BODEN bit in the Configuration word).

REGISTER 4-6: PCON REGISTER (ADDRESS 8Eh)

| | | | | | | | | |
|---------|---|-----|-----|-----|-----|-----|-------|-------|
| | U-0 | U-0 | U-0 | U-0 | U-0 | U-0 | R/W-0 | R/W-0 |
| | — | — | — | — | — | — | POR | BOR |
| | bit 7 | | | | | | bit 0 | |
| bit 7-2 | Unimplemented: Read as '0' | | | | | | | |
| bit 1 | POR: Power-on Reset STATUS bit | | | | | | | |
| | 1 = No Power-on Reset occurred | | | | | | | |
| | 0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) | | | | | | | |
| bit 0 | BOR: Brown-out Reset STATUS bit | | | | | | | |
| | 1 = No Brown-out Reset occurred | | | | | | | |
| | 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs) | | | | | | | |

| | | | |
|--------------------|------------------|------------------------------------|--------------------|
| Legend: | | | |
| R = Readable bit | W = Writable bit | U = Unimplemented bit, read as '0' | |
| - n = Value at POR | '1' = Bit is set | '0' = Bit is cleared | x = Bit is unknown |

PIC16C62X

5.3 I/O Programming Considerations

5.3.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The `BCF` and `BSF` instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a `BSF` operation on bit5 of `PORTB` will cause all eight bits of `PORTB` to be read into the CPU. Then the `BSF` operation takes place on bit5 and `PORTB` is written to the output latches. If another bit of `PORTB` is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the Input mode, no problem occurs. However, if bit0 is switched into Output mode later on, the content of the data latch may now be unknown.

Reading the port register reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. `BCF`, `BSF`, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-2 shows the effect of two sequential read-modify-write instructions (ex., `BCF`, `BSF`, etc.) on an I/O port.

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.


EXAMPLE 5-2: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT

```
; Initial PORT settings:   PORTB<7:4> Inputs
;
;                           PORTB<3:0> Outputs
; PORTB<7:6> have external pull-up and are not
; connected to other circuitry
;
;                           PORT latch  PORT pins
;                           -----
;
;
; BCF PORTB, 7             ; 01pp pppp   11pp pppp
; BCF PORTB, 6             ; 10pp pppp   11pp pppp
; BSF STATUS,RP0           ;
; BCF TRISB, 7             ; 10pp pppp   11pp pppp
; BCF TRISB, 6             ; 10pp pppp   10pp pppp
;
;
; Note that the user may have expected the pin
; values to be 00pp pppp. The 2nd BCF caused
; RB7 to be latched as the pin value (High).
```

5.3.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-7). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU rather than the new state. When in doubt, it is better to separate these instructions with a `NOP` or another instruction not accessing this I/O port.

FIGURE 5-7: SUCCESSIVE I/O OPERATION



6.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed “on-the-fly” during program execution). To avoid an unintended device RESET, the following instruction sequence (Example 6-1) must be executed when changing the prescaler assignment from Timer0 to WDT.)

EXAMPLE 6-1: CHANGING PRESCALER (TIMER0→WDT)

```

1.BCF     STATUS, RP0    ;Skip if already in
                        ;Bank 0
2.CLRWDT                      ;Clear WDT
3.CLRF     TMR0          ;Clear TMR0 & Prescaler
4.BSF     STATUS, RP0    ;Bank 1
5.MOVLW    '00101111'b; ;These 3 lines (5, 6, 7)
6.MOVWF    OPTION        ;are required only if
                        ;desired PS<2:0> are
7.CLRWDT                      ;000 or 001
8.MOVLW    '00101xxx'b   ;Set Postscaler to
9.MOVWF    OPTION        ;desired WDT rate
10.BCF     STATUS, RP0   ;Return to Bank 0
    
```

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 6-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 6-2: CHANGING PRESCALER (WDT→TIMER0)

```

CLRWDT                      ;Clear WDT and
                        ;prescaler
BSF     STATUS, RP0
MOVLW    b'xxxx0xxx'      ;Select TMR0, new
                        ;prescale value and
                        ;clock source
MOVWF    OPTION_REG
BCF     STATUS, RP0
    
```

TABLE 6-1: REGISTERS ASSOCIATED WITH TIMER0

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR | Value on All Other RESETS |
|---------|--------|------------------------|--------|-------|--------|--------|--------|--------|--------|--------------|---------------------------|
| 01h | TMR0 | Timer0 module register | | | | | | | | xxxx xxxx | uuuu uuuu |
| 0Bh/8Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 81h | OPTION | RBPU | INTEDG | T0CS | T0SE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 85h | TRISA | — | — | — | TRISA4 | TRISA3 | TRISA2 | TRISA1 | TRISA0 | ---1 1111 | ---1 1111 |

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown

Note: Shaded bits are not used by TMR0 module.

The code example in Example 7-1 depicts the steps required to configure the comparator module. RA3 and RA4 are configured as digital output. RA0 and RA1 are configured as the V- inputs and RA2 as the V+ input to both comparators.

EXAMPLE 7-1: INITIALIZING COMPARATOR MODULE

```

MOVLW 0x03      ;Init comparator mode
MOVWF CMCON     ;CM<2:0> = 011
CLRF PORTA      ;Init PORTA
BSF STATUS,RP0  ;Select Bank1
MOVLW 0x07      ;Initialize data direction
MOVWF TRISA     ;Set RA<2:0> as inputs
                ;RA<4:3> as outputs
                ;TRISA<7:5> always read '0'

BCF STATUS,RP0  ;Select Bank 0
CALL DELAY 10   ;10µs delay
MOVF CMCON,F    ;Read CMCON to end change condition
BCF PIR1,CMIF   ;Clear pending interrupts
BSF STATUS,RP0  ;Select Bank 1
BSF PIE1,CMIE   ;Enable comparator interrupts
BCF STATUS,RP0  ;Select Bank 0
BSF INTCON,PEIE ;Enable peripheral interrupts
BSF INTCON,GIE  ;Global interrupt enable
    
```


7.2 Comparator Operation

A single comparator is shown in Figure 7-2 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 7-2 represent the uncertainty due to input offsets and response time.

7.3 Comparator Reference

An external or internal reference signal may be used depending on the comparator Operating mode. The analog signal that is present at VIN- is compared to the signal at VIN+, and the digital output of the comparator is adjusted accordingly (Figure 7-2).

FIGURE 7-2: SINGLE COMPARATOR



7.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between VSS and VDD, and can be applied to either pin of the comparator(s).

7.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference for the comparators. Section 10, Instruction Sets, contains a detailed description of the Voltage Reference Module that provides this signal. The internal reference signal is used when the comparators are in mode CM<2:0>=010 (Figure 7-1). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

PIC16C62X

9.4 Power-on Reset (POR), Power-up Timer (PWRT), Oscillator Start-up Timer (OST) and Brown-out Reset (BOR)

9.4.1 POWER-ON RESET (POR)

The on-chip POR circuit holds the chip in RESET until VDD has reached a high enough level for proper operation. To take advantage of the POR, just tie the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Electrical Specifications for details.

The POR circuit does not produce an internal RESET when VDD declines.

When the device starts normal operation (exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

For additional information, refer to Application Note AN607, "Power-up Trouble Shooting".

9.4.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 72 ms (nominal) time-out on power-up only, from POR or Brown-out Reset. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, **PWRT**, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should always be enabled when Brown-out Reset is enabled.

The Power-up Time delay will vary from chip-to-chip and due to VDD, temperature and process variation. See DC parameters for details.

9.4.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-Up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.


9.4.4 BROWN-OUT RESET (BOR)

The PIC16C62X members have on-chip Brown-out Reset circuitry. A configuration bit, **BODEN**, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below 4.0V refer to VBOR parameter D005 (VBOR) for greater than parameter (TBOR) in Table 12-5. The brown-out situation will RESET the chip. A RESET won't occur if VDD falls below 4.0V for less than parameter (TBOR).

On any RESET (Power-on, Brown-out, Watchdog, etc.) the chip will remain in RESET until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in RESET an additional 72 ms.

If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-Up Timer will execute a 72 ms RESET. The Power-up Timer should always be enabled when Brown-out Reset is enabled. Figure 9-7 shows typical Brown-out situations.

FIGURE 9-7: BROWN-OUT SITUATIONS



PIC16C62X

TABLE 9-4: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

| Condition | Program Counter | STATUS Register | PCON Register |
|------------------------------------|-----------------------|-----------------|---------------|
| Power-on Reset | 000h | 0001 1xxx | ---- --0x |
| MCLR Reset during normal operation | 000h | 000u uuuu | ---- --uu |
| MCLR Reset during SLEEP | 000h | 0001 0uuu | ---- --uu |
| WDT Reset | 000h | 0000 uuuu | ---- --uu |
| WDT Wake-up | PC + 1 | uuu0 0uuu | ---- --uu |
| Brown-out Reset | 000h | 000x xuuu | ---- --u0 |
| Interrupt Wake-up from SLEEP | PC + 1 ⁽¹⁾ | uuu1 0uuu | ---- --uu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

TABLE 9-5: INITIALIZATION CONDITION FOR REGISTERS

| Register | Address | Power-on Reset | <ul style="list-style-type: none"> • MCLR Reset during normal operation • MCLR Reset during SLEEP • WDT Reset • Brown-out Reset ⁽¹⁾ | <ul style="list-style-type: none"> • Wake-up from SLEEP through interrupt • Wake-up from SLEEP through WDT time-out |
|----------|---------|----------------|--|---|
| W | — | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| INDF | 00h | — | — | — |
| TMR0 | 01h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | 02h | 0000 0000 | 0000 0000 | PC + 1 ⁽³⁾ |
| STATUS | 03h | 0001 1xxx | 000q quuu ⁽⁴⁾ | uuuq quuu ⁽⁴⁾ |
| FSR | 04h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PORTA | 05h | --x xxxx | --u uuuu | --u uuuu |
| PORTB | 06h | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| CMCON | 1Fh | 00-- 0000 | 00-- 0000 | uu-- uuuu |
| PCLATH | 0Ah | ---0 0000 | ---0 0000 | ---u uuuu |
| INTCON | 0Bh | 0000 000x | 0000 000u | uuuu uqqq ⁽²⁾ |
| PIR1 | 0Ch | -0-- ---- | -0-- ---- | -q-- ---- ^(2,5) |
| OPTION | 81h | 1111 1111 | 1111 1111 | uuuu uuuu |
| TRISA | 85h | ---1 1111 | ---1 1111 | ---u uuuu |
| TRISB | 86h | 1111 1111 | 1111 1111 | uuuu uuuu |
| PIE1 | 8Ch | -0-- ---- | -0-- ---- | -u-- ---- |
| PCON | 8Eh | ---- --0x | ---- --uq ^(1,6) | ---- --uu |
| VRCON | 9Fh | 000- 0000 | 000- 0000 | uuu- uuuu |

Legend: u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

3: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 9-4 for RESET value for specific condition.

5: If wake-up was due to comparator input changing, then bit 6 = 1. All other interrupts generating a wake-up will cause bit 6 = u.

6: If RESET was due to brown-out, then bit 0 = 0. All other RESETS will cause bit 0 = u.

TABLE 9-6: SUMMARY OF INTERRUPT REGISTERS

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on POR Reset | Value on all other RESETS ⁽¹⁾ |
|---------|--------|-------|-------|-------|-------|-------|-------|-------|-------|--------------------|--|
| 0Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 0Ch | PIR1 | — | CMIF | — | — | — | — | — | — | -0-- ---- | -0-- ---- |
| 8Ch | PIE1 | — | CMIE | — | — | — | — | — | — | -0-- ---- | -0-- ---- |

Note 1: Other (non Power-up) Resets include MCLR Reset, Brown-out Reset and Watchdog Timer Reset during normal operation.

9.6 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W register and STATUS register). This will have to be implemented in software.

Example 9-3 stores and restores the STATUS and W registers. The user register, W_TEMP, must be defined in both banks and must be defined at the same offset from the bank base address (i.e., W_TEMP is defined at 0x20 in Bank 0 and it must also be defined at 0xA0 in Bank 1). The user register, STATUS_TEMP, must be defined in Bank 0. The Example 9-3:

- Stores the W register
- Stores the STATUS register in Bank 0
- Executes the ISR code
- Restores the STATUS (and bank select bit register)
- Restores the W register

EXAMPLE 9-3: SAVING THE STATUS AND W REGISTERS IN RAM

```

MOVWF  W_TEMP      ;copy W to temp register,
                    ;could be in either bank
SWAPF  STATUS,W     ;swap status to be saved
                    ;into W
BCF     STATUS,RP0   ;change to bank 0 regardless
                    ;of current bank
MOVWF  STATUS_TEMP  ;save status to bank 0
                    ;register
:
:   (ISR)
:
SWAPF  STATUS_TEMP, ;swap STATUS_TEMP register
W      ;into W, sets bank to origi-
      ;nal
      ;state
MOVWF  STATUS       ;move W into STATUS register
SWAPF  W_TEMP,F     ;swap W_TEMP
SWAPF  W_TEMP,W     ;swap W_TEMP into W

```

PIC16C62X

NOTES:

12.0 ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings †

| | |
|--|--------------------|
| Ambient Temperature under bias | -40° to +125°C |
| Storage Temperature | -65° to +150°C |
| Voltage on any pin with respect to VSS (except VDD and $\overline{\text{MCLR}}$) | -0.6V to VDD +0.6V |
| Voltage on VDD with respect to VSS | 0 to +7.5V |
| Voltage on $\overline{\text{MCLR}}$ with respect to VSS (Note 2) | 0 to +14V |
| Voltage on RA4 with respect to VSS | 8.5V |
| Total power Dissipation (Note 1) | 1.0W |
| Maximum Current out of VSS pin | 300 mA |
| Maximum Current into VDD pin | 250 mA |
| Input Clamp Current, I _{IK} (V _I < 0 or V _I > VDD) | ±20 mA |
| Output Clamp Current, I _{OK} (V _O < 0 or V _O > VDD) | ±20 mA |
| Maximum Output Current sunk by any I/O pin | 25 mA |
| Maximum Output Current sourced by any I/O pin | 25 mA |
| Maximum Current sunk by PORTA and PORTB | 200 mA |
| Maximum Current sourced by PORTA and PORTB | 200 mA |


Note 1: Power dissipation is calculated as follows: $P_{DIS} = V_{DD} \times \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) \times I_{OH}\} + \sum (V_{OL} \times I_{OL})$.

2: Voltage spikes below VSS at the $\overline{\text{MCLR}}$ pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ pin rather than pulling this pin directly to VSS.

† **NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC16C62X

FIGURE 12-9: PIC16LCR62XA VOLTAGE-FREQUENCY GRAPH, $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$



PIC16C62X

12.1 DC Characteristics: PIC16C62X-04 (Commercial, Industrial, Extended) PIC16C62X-20 (Commercial, Industrial, Extended) PIC16LC62X-04 (Commercial, Industrial, Extended)

| PIC16C62X | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | | |
|------------|------|---|-------|------|-----|-------|---|
| PIC16LC62X | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended Operating voltage VDD range is the PIC16C62X range. | | | | | |
| Param. No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D001 | VDD | Supply Voltage | 3.0 | — | 6.0 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 |
| D001 | VDD | Supply Voltage | 2.5 | — | 6.0 | V | See Figures 12-1, 12-2, 12-3, 12-4, and 12-5 |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | — | 1.5* | — | V | Device in SLEEP mode |
| D002 | VDR | RAM Data Retention Voltage ⁽¹⁾ | — | 1.5* | — | V | Device in SLEEP mode |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | VSS | — | V | See section on Power-on Reset for details |
| D003 | VPOR | VDD start voltage to ensure Power-on Reset | — | VSS | — | V | See section on Power-on Reset for details |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details |
| D004 | SVDD | VDD rise rate to ensure Power-on Reset | 0.05* | — | — | V/ms | See section on Power-on Reset for details |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.3 | V | BOREN configuration bit is cleared |
| D005 | VBOR | Brown-out Detect Voltage | 3.7 | 4.0 | 4.3 | V | BOREN configuration bit is cleared |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.8 | 3.3 | mA | FOSC = 4 MHz, VDD = 5.5V, WDT disabled, XT mode, (Note 4)* |
| | | | — | 35 | 70 | μA | FOSC = 32 kHz, VDD = 4.0V, WDT disabled, LP mode |
| | | | — | 9.0 | 20 | mA | FOSC = 20 MHz, VDD = 5.5V, WDT disabled, HS mode |
| D010 | IDD | Supply Current ⁽²⁾ | — | 1.4 | 2.5 | mA | FOSC = 2.0 MHz, VDD = 3.0V, WDT disabled, XT mode, (Note 4) |
| | | | — | 26 | 53 | μA | FOSC = 32 kHz, VDD = 3.0V, WDT disabled, LP mode |
| D020 | IPD | Power-down Current ⁽³⁾ | — | 1.0 | 2.5 | μA | VDD=4.0V, WDT disabled |
| D020 | IPD | Power-down Current ⁽³⁾ | — | 0.7 | 2 | μA | VDD=3.0V, WDT disabled |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

Note 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

Note 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.

Note 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: $I_r = V_{DD}/2R_{EXT}$ (mA) with REXT in kΩ.

Note 5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

12.1 DC Characteristics: PIC16C62X-04 (Commercial, Industrial, Extended) PIC16C62X-20 (Commercial, Industrial, Extended) PIC16LC62X-04 (Commercial, Industrial, Extended) (CONT.)

| PIC16C62X | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | | |
|--------------|-------------------|--|-----|------|-----|---------------|-------------------------------------|
| PIC16LC62X | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended Operating voltage V_{DD} range is the PIC16C62X range. | | | | | |
| Param No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D022 | ΔI_{WDT} | WDT Current ⁽⁵⁾ | — | 6.0 | 20 | μA | $V_{DD}=4.0\text{V}$ (125°C) |
| D022A | ΔI_{BOR} | Brown-out Reset Current ⁽⁵⁾ | — | 350 | 425 | μA | BOD enabled, $V_{DD} = 5.0\text{V}$ |
| D023 | ΔI_{COMP} | Comparator Current for each Comparator ⁽⁵⁾ | — | — | 100 | μA | $V_{DD} = 4.0\text{V}$ |
| D023A | ΔI_{VREF} | VREF Current ⁽⁵⁾ | — | — | 300 | μA | $V_{DD} = 4.0\text{V}$ |
| D022 | ΔI_{WDT} | WDT Current ⁽⁵⁾ | — | 6.0 | 15 | μA | $V_{DD}=3.0\text{V}$ |
| D022A | ΔI_{BOR} | Brown-out Reset Current ⁽⁵⁾ | — | 350 | 425 | μA | BOD enabled, $V_{DD} = 5.0\text{V}$ |
| D023 | ΔI_{COMP} | Comparator Current for each Comparator ⁽⁵⁾ | — | — | 100 | μA | $V_{DD} = 3.0\text{V}$ |
| D023A | ΔI_{VREF} | VREF Current ⁽⁵⁾ | — | — | 300 | μA | $V_{DD} = 3.0\text{V}$ |
| 1A | FOSC | LP Oscillator Operating Frequency | 0 | — | 200 | kHz | All temperatures |
| | | RC Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | XT Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | HS Oscillator Operating Frequency | 0 | — | 20 | MHz | All temperatures |
| 1A | FOSC | LP Oscillator Operating Frequency | 0 | — | 200 | kHz | All temperatures |
| | | RC Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | XT Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | HS Oscillator Operating Frequency | 0 | — | 20 | MHz | All temperatures |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which V_{DD} can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to V_{DD} ,

MCLR = V_{DD} ; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} or V_{SS} .

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: $I_r = V_{DD}/2R_{EXT}$ (mA) with R_{EXT} in k Ω .

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base I_{DD} or I_{PD} measurement.

PIC16C62X

12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended (CONT.))

| PIC16C62XA | | | Standard Operating Conditions (unless otherwise stated) | | | | |
|-------------|--------------------|---|--|------|-----|-------|-------------------------------------|
| | | | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial and -40°C ≤ TA ≤ +125°C for extended | | | | |
| PIC16LC62XA | | | Standard Operating Conditions (unless otherwise stated) | | | | |
| | | | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial and -40°C ≤ TA ≤ +125°C for extended | | | | |
| Param. No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D022 | ΔI _{WDT} | WDT Current ⁽⁵⁾ | — | 6.0 | 10 | μA | V _{DD} = 4.0V (125°C) |
| D022A | ΔI _{BOR} | Brown-out Reset Current ⁽⁵⁾ | — | 75 | 125 | μA | BOD enabled, V _{DD} = 5.0V |
| D023 | ΔI _{COMP} | Comparator Current for each Comparator ⁽⁵⁾ | — | 30 | 60 | μA | V _{DD} = 4.0V |
| D023A | ΔI _{VREF} | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | V _{DD} = 4.0V |
| D022 | ΔI _{WDT} | WDT Current ⁽⁵⁾ | — | 6.0 | 10 | μA | V _{DD} =4.0V (125°C) |
| D022A | ΔI _{BOR} | Brown-out Reset Current ⁽⁵⁾ | — | 75 | 125 | μA | BOD enabled, V _{DD} = 5.0V |
| D023 | ΔI _{COMP} | Comparator Current for each Comparator ⁽⁵⁾ | — | 30 | 60 | μA | V _{DD} = 4.0V |
| D023A | ΔI _{VREF} | VREF Current ⁽⁵⁾ | — | 80 | 135 | μA | V _{DD} = 4.0V |
| 1A | FOSC | LP Oscillator Operating Frequency | 0 | — | 200 | kHz | All temperatures |
| | | RC Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | XT Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | HS Oscillator Operating Frequency | 0 | — | 20 | MHz | All temperatures |
| 1A | FOSC | LP Oscillator Operating Frequency | 0 | — | 200 | kHz | All temperatures |
| | | RC Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | XT Oscillator Operating Frequency | 0 | — | 4 | MHz | All temperatures |
| | | HS Oscillator Operating Frequency | 0 | — | 20 | MHz | All temperatures |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which V_{DD} can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all I_{DD} measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to V_{DD},

MCLR = V_{DD}; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to V_{DD} or V_{SS}.

4: For RC osc configuration, current through R_{EXT} is not included. The current through the resistor can be estimated by the formula: I_r = V_{DD}/2R_{EXT} (mA) with R_{EXT} in kΩ.

5: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base I_{DD} or I_{PD} measurement.

6: Commercial temperature range only.

12.4 DC Characteristics: PIC16C62X/C62XA/CR62XA (Commercial, Industrial, Extended) PIC16LC62X/LC62XA/LCR62XA (Commercial, Industrial, Extended) (CONT.)

| PIC16C62X/C62XA/CR62XA | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | |
|---------------------------|-----------------|---|--|------|------------------------------------|-------|--|
| PIC16LC62X/LC62XA/LCR62XA | | | Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$ for commercial and $-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}$ for extended | | | | |
| Param. No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
| D040 | V _{IH} | Input High Voltage I/O ports with TTL buffer | 2.0V 0.25 V _{DD} + 0.8V | — | V _{DD} V _{DD} | V | V _{DD} = 4.5V to 5.5V otherwise |
| D041 | | with Schmitt Trigger input | 0.8 V _{DD} | — | V _{DD} | | |
| D042 | | MCLR RA4/T0CKI | 0.8 V _{DD} | — | V _{DD} | V | |
| D043 D043A | | OSC1 (XT, HS and LP) OSC1 (in RC mode) | 0.7 V _{DD} 0.9 V _{DD} | — | V _{DD} | V | (Note 1) |
| D070 | IPURB | PORTB weak pull-up current | 50 | 200 | 400 | μA | V _{DD} = 5.0V, V _{PIN} = V _{SS} |
| D070 | IPURB | PORTB weak pull-up current | 50 | 200 | 400 | μA | V _{DD} = 5.0V, V _{PIN} = V _{SS} |
| D060 | I _{IL} | Input Leakage Current ^(2, 3) I/O ports (Except PORTA) | | | ±1.0 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} , pin at hi-impedance |
| D061 | | PORTA | — | — | ±0.5 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} , pin at hi-impedance |
| D061 | | RA4/T0CKI | — | — | ±1.0 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} |
| D063 | | OSC1, MCLR | — | — | ±5.0 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} , XT, HS and LP osc configuration |
| D060 | I _{IL} | Input Leakage Current ^(2, 3) I/O ports (Except PORTA) | | | ±1.0 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} , pin at hi-impedance |
| D061 | | PORTA | — | — | ±0.5 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} , pin at hi-impedance |
| D061 | | RA4/T0CKI | — | — | ±1.0 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} |
| D063 | | OSC1, MCLR | — | — | ±5.0 | μA | V _{SS} ≤ V _{PIN} ≤ V _{DD} , XT, HS and LP osc configuration |
| D080 | V _{OL} | Output Low Voltage I/O ports | — | — | 0.6 | V | I _{OL} = 8.5 mA, V _{DD} = 4.5V, -40° to $+85^{\circ}\text{C}$ |
| | | | — | — | 0.6 | V | I _{OL} = 7.0 mA, V _{DD} = 4.5V, $+125^{\circ}\text{C}$ |
| D083 | | OSC2/CLKOUT (RC only) | — | — | 0.6 | V | I _{OL} = 1.6 mA, V _{DD} = 4.5V, -40° to $+85^{\circ}\text{C}$ |
| | | | — | — | 0.6 | V | I _{OL} = 1.2 mA, V _{DD} = 4.5V, $+125^{\circ}\text{C}$ |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC16C62X(A) be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

PIC16C62X

TABLE 12-1: COMPARATOR SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

| Characteristics | Sym | Min | Typ | Max | Units | Comments |
|--|-----|------|-------|--------------|----------|----------------------------|
| Input offset voltage | | | ± 5.0 | ± 10 | mV | |
| Input common mode voltage | | 0 | | VDD - 1.5 | V | |
| CMRR | | +55* | | | dB | |
| Response Time ⁽¹⁾ | | | 150* | 400* 600* | ns ns | PIC16C62X(A) PIC16LC62X |
| Comparator mode change to output valid | | | | 10* | μs | |
| * These parameters are characterized but not tested. | | | | | | |
| Note 1: Response time measured with one comparator input at (VDD - 1.5)/2, while the other input transitions from VSS to VDD. | | | | | | |

TABLE 12-2: VOLTAGE REFERENCE SPECIFICATIONS

Operating Conditions: VDD range as described in Table 12-1, -40°C<TA<+125°C. Current consumption is specified in Table 12-1.

| Characteristics | Sym | Min | Typ | Max | Units | Comments |
|--|-----|-----|------------------|--------------|------------|---|
| Resolution | | | VDD/24 VDD/32 | | LSB LSB | Low Range (VRR=1) High Range (VRR=0) |
| Absolute Accuracy | | | | ±1/4 ±1/2 | LSB LSB | Low Range (VRR=1) High Range (VRR=0) |
| Unit Resistor Value (R) | | | 2K* | | Ω | Figure 8-1 |
| Settling Time ⁽¹⁾ | | | | 10* | μs | |
| * These parameters are characterized but not tested. | | | | | | |
| Note 1: Settling time measured while VRR = 1 and VR<3:0> transitions from 0000 to 1111. | | | | | | |

FIGURE 12-14: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 12-15: BROWN-OUT RESET TIMING




TABLE 12-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|---------------|-------|---|------|-----------|------|-------|---------------------------|
| 30 | Tmcl | MCLR Pulse Width (low) | 2000 | — | — | ns | -40° to +85°C |
| 31 | Twdt | Watchdog Timer Time-out Period (No Prescaler) | 7* | 18 | 33* | ms | VDD = 5.0V, -40° to +85°C |
| 32 | Tost | Oscillation Start-up Timer Period | — | 1024 TOSC | — | — | TOSC = OSC1 period |
| 33 | Tpwrt | Power-up Timer Period | 28* | 72 | 132* | ms | VDD = 5.0V, -40° to +85°C |
| 34 | TIOZ | I/O hi-impedance from MCLR low | — | — | 2.0 | μs | |
| 35 | TBOR | Brown-out Reset Pulse Width | 100* | — | — | μs | 3.7V ≤ VDD ≤ 4.3V |

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 13-5: I_{OH} vs. V_{OH} , $V_{DD} = 3.0V$





FIGURE 13-6: I_{OL} vs. V_{OL} , $V_{DD} = 5.5V$



INDEX

A

| | |
|------------------------------|----|
| ADDLW Instruction | 63 |
| ADDWF Instruction | 63 |
| ANDLW Instruction | 63 |
| ANDWF Instruction | 63 |
| Architectural Overview | 9 |
| Assembler | |
| MPASM Assembler | 75 |

B

| | |
|------------------------------|----|
| BCF Instruction | 64 |
| Block Diagram | |
| TIMER0 | 31 |
| TMR0/WDT PRESCALER | 34 |
| Brown-Out Detect (BOD) | 50 |
| BSF Instruction | 64 |
| BTFSC Instruction | 64 |
| BTFSS Instruction | 65 |

C

| | |
|---|----|
| C Compilers | |
| MPLAB C17 | 76 |
| MPLAB C18 | 76 |
| MPLAB C30 | 76 |
| CALL Instruction | 65 |
| Clocking Scheme/Instruction Cycle | 12 |
| CLRF Instruction | 65 |
| CLRWF Instruction | 66 |
| CLRWDW Instruction | 66 |
| Code Protection | 60 |
| COMF Instruction | 66 |
| Comparator Configuration | 38 |
| Comparator Interrupts | 41 |
| Comparator Module | 37 |
| Comparator Operation | 39 |
| Comparator Reference | 39 |
| Configuration Bits | 46 |
| Configuring the Voltage Reference | 43 |
| Crystal Operation | 47 |

D

| | |
|------------------------------------|----------------------------|
| Data Memory Organization | 14 |
| DC Characteristics | 87, 101 |
| PIC16C717/770/771 | 88, 89, 90, 91, 96, 97, 98 |
| DECF Instruction | 66 |
| DECFSZ Instruction | 67 |
| Demonstration Boards | |
| PICDEM 1 | 78 |
| PICDEM 17 | 78 |
| PICDEM 18R PIC18C601/801 | 79 |
| PICDEM 2 Plus | 78 |
| PICDEM 3 PIC16C92X | 78 |
| PICDEM 4 | 78 |
| PICDEM LIN PIC16C43X | 79 |
| PICDEM USB PIC16C7X5 | 79 |
| PICDEM.net Internet/Ethernet | 78 |
| Development Support | 75 |

E

| | |
|---|----|
| Errata | 3 |
| Evaluation and Programming Tools | 79 |
| External Crystal Oscillator Circuit | 48 |

G

| | |
|-------------------------------------|----|
| General purpose Register File | 14 |
| GOTO Instruction | 67 |

I

| | |
|---|----|
| I/O Ports | 25 |
| I/O Programming Considerations | 30 |
| ID Locations | 60 |
| INCF Instruction | 67 |
| INCFSZ Instruction | 68 |
| In-Circuit Serial Programming | 60 |
| Indirect Addressing, INDF and FSR Registers | 24 |
| Instruction Flow/Pipelining | 12 |
| Instruction Set | |
| ADDLW | 63 |
| ADDWF | 63 |
| ANDLW | 63 |
| ANDWF | 63 |
| BCF | 64 |
| BSF | 64 |
| BTFSC | 64 |
| BTFSS | 65 |
| CALL | 65 |
| CLRF | 65 |
| CLRWF | 66 |
| CLRWDW | 66 |
| COMF | 66 |
| DECF | 66 |
| DECFSZ | 67 |
| GOTO | 67 |
| INCF | 67 |
| INCFSZ | 68 |
| IORLW | 68 |
| IORWF | 68 |
| MOVF | 69 |
| MOVLW | 68 |
| MOVWF | 69 |
| NOP | 69 |
| OPTION | 69 |
| RETFIE | 70 |
| RETLW | 70 |
| RETURN | 70 |
| RLF | 71 |
| RRF | 71 |
| SLEEP | 71 |
| SUBLW | 72 |
| SUBWF | 72 |
| SWAPF | 73 |
| TRIS | 73 |
| XORLW | 73 |
| XORWF | 73 |
| Instruction Set Summary | 61 |
| INT Interrupt | 56 |
| INTCON Register | 20 |
| Interrupts | 55 |
| IORLW Instruction | 68 |
| IORWF Instruction | 68 |

M

| | |
|---|----|
| MOVF Instruction | 69 |
| MOVLW Instruction | 68 |
| MOVWF Instruction | 69 |
| MPLAB ASM30 Assembler, Linker, Librarian | 76 |
| MPLAB ICD 2 In-Circuit Debugger | 77 |
| MPLAB ICE 2000 High Performance Universal | |
| In-Circuit Emulator | 77 |
| MPLAB ICE 4000 High Performance Universal | |
| In-Circuit Emulator | 77 |
| MPLAB Integrated Development Environment Software | 75 |
| MPLINK Object Linker/MPLIB Object Librarian | 76 |