



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	-
Peripherals	Brown-out Detect/Reset, POR, WDT
Number of I/O	13
Program Memory Size	896B (512 x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	96 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 5.5V
Data Converters	·
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-SSOP (0.209", 5.30mm Width)
Supplier Device Package	20-SSOP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c620a-04i-ss

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

# 4.0 MEMORY ORGANIZATION

## 4.1 Program Memory Organization

The PIC16C62X has a 13-bit program counter capable of addressing an 8K x 14 program memory space. Only the first 512 x 14 (0000h - 01FFh) for the PIC16C620(A) and PIC16CR620, 1K x 14 (0000h - 03FFh) for the PIC16C621(A) and 2K x 14 (0000h - 07FFh) for the PIC16C622(A) are physically implemented. Accessing a location above these boundaries will cause a wrap-around within the first 512 x 14 space (PIC16C(R)620(A)) or 1K x 14 space (PIC16C621(A)) or 2K x 14 space (PIC16C622(A)). The RESET vector is at 0000h and the interrupt vector is at 0004h (Figure 4-1, Figure 4-2, Figure 4-3).

#### FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC16C620/PIC16C620A/

PIC16CR620A



## FIGURE 4-2:

#### PROGRAM MEMORY MAP AND STACK FOR THE PIC16C621/PIC16C621A



FIGURE 4-3:

#### PROGRAM MEMORY MAP AND STACK FOR THE PIC16C622/PIC16C622A



### 4.2.2.1 STATUS Register

The STATUS register, shown in Register 4-1, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, like any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000uuluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect any STATUS bit. For other instructions not affecting any STATUS bits, see the "Instruction Set Summary".

- Note 1: The IRP and RP1 bits (STATUS<7:6>) are not used by the PIC16C62X and should be programmed as '0'. Use of these bits as general purpose R/W bits is NOT recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

### REGISTER 4-1: STATUS REGISTER (ADDRESS 03H OR 83H)

Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С	
bit 7	•						bit 0	
IRP: Regis	ster Bank Sele	ect bit (used	d for indirect	addressing	)			
1 = Bank 2	2, 3 (100h - 1F	FFh)						
0 = Bank ( The IRP hi	), 1 (UUN - FFI it is reserved	n) on the PIC:	16C62X alw	/avs maintai	in this hit cle	ar		
RP<1·0>	Register Banl	C Select hits	s (used for c	lirect addres	sina)			
01 = Bank	1 (80h - FFh	)			Joinig)			
00 = Bank	0 (00h - 7Fh)	)						
Each bank	is 128 bytes.	The RP1 b	oit is reserve	ed on the Pl	C16C62X; a	lways maint	ain this bit	
clear.								
IU: Time-o			tion of at t	I Dinatruati	~~			
1 = Alter p 0 = A WD1	ower-up, сък Г time-out осо	curred		EP Instructi	on			
PD: Power	r-down bit							
1 = After p	ower-up or by	/ the CLRWI	DT instructio	n				
0 = By exe	ecution of the	SLEEP inst	ruction					
Z: Zero bit								
1 = The re	sult of an ariti	hmetic or lo	gic operatio	n is zero	<b>`</b>			
	suit of an and				) instructions	)(for borrow)	the polarity	
is reversed	any/bonow b 1)	IL (ADDWF ,	ADDLW, SU	вым, зовиг	Instructions		the polarity	
1 = A carry	/-out from the	4th low or	der bit of the	result occu	rred			
0 <b>= No car</b>	ry-out from th	e 4th low o	rder bit of th	ie result				
C: Carry/b	orrow bit (ADI	DWF, ADDI	W,SUBLW,S	SUBWF instr	uctions)			
1 = A carry	/-out from the	Most Signi	ficant bit of	the result of	ccurred			
0 = No car	ry-out from th	ie Most Sig	nificant dit o		occurrea	مرامي مراما		
Note: For borrow the polarity is reversed. A subtraction is executed by adding the two's								
loaded with either the high or low order bit of the source register.								
Legend:								
R = Reada	able bit	VV = VV	ritable bit	U = Unin	nplemented	bit, read as	'0'	
- n = Value	e at POR	'1' = Bi	t is set	'0' = Bit i	s cleared	x = Bit is u	nknown	
	Reserved           IRP           bit 7           IRP: Regis           1 = Bank 2           0 = Bank 0           The IRP bit           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           01 = Bank 0           RP<1:0>:           0 = Bank 0           I = After p           0 = A WD1           PD: Power           1 = After p           0 = By exee           Z: Zero bit           1 = The re           0 = The re           DC: Digit c           is reversed           1 = A carry           0 = No car           C: Carry/b           1 = A carry           0 = No car           Note:           Legend:           R = Reada           - n = Value	ReservedReservedIRPRP1bit 7IRP: Register Bank Sele1 = Bank 2, 3 (100h - 1f0 = Bank 0, 1 (00h - FFIThe IRP bit is reservedRP<1:0>: Register Bank01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes.clear.TO: Time-out bit1 = After power-up, CLR0 = A WDT time-out occPD: Power-down bit1 = After power-up or by0 = By execution of theZ: Zero bit1 = The result of an arith0 = The result of an arith0 = The result of an arith0 = No carry-out from the0 = No carry-out from	ReservedRevolR/W-0IRPRP1RP0bit 7IRP: Register Bank Select bit (used1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC? <b>RP&lt;1:0&gt;</b> : Register Bank Select bits01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bitclear. <b>TO</b> : Time-out bit1 = After power-up, CLRWDT instruct0 = A WDT time-out occurred <b>PD</b> : Power-down bit1 = After power-up or by the CLRWD0 = By execution of the SLEEP inst <b>Z</b> : Zero bit1 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = The result of an arithmetic or lo0 = C: Digit carry/borrow bit (ADDWF, is reversed)1 = A carry-out from the 4th low or0 = No carry-out from the Most Signi0 = No carry-out from the Most Signi <td>ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP&lt;1:0&gt;: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-</td> <td>Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP&lt;1:0&gt;: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed)         1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =</td> <td>Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0         = A WDT time-out occurred           PD: Power-down bit         1         = After power-up or by the CLRWDT instruction         0         = By execution of the SLEEP instruction           0 = By execution of the SLEEP instruction         2: Zero bit         1         = The result of an arithmetic or logic operation is zero         0           1 = A carry-out from the 4th low order bit of the result         C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)         1           1 = A carry-out from the Most Significant bit of the result occurred         0         No carry-out from the Most Significant bit of the result occurred           0 = No carry-out from the Most Significant b</td> <td>Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP&lt;1:0&gt;: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       = By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred       0       No carry-out from the Most Significant bit of the result occurred       &lt;</td>	ReservedR/W-0R-1IRPRP1RP0TObit 7IRP: Register Bank Select bit (used for indirect1 = Bank 2, 3 (100h - 1FFh)0 = Bank 0, 1 (00h - FFh)The IRP bit is reserved on the PIC16C62X; alwRP<1:0>: Register Bank Select bits (used for d)01 = Bank 1 (80h - FFh)00 = Bank 0 (00h - 7Fh)Each bank is 128 bytes. The RP1 bit is reservedclear.TO: Time-out bit1 = After power-up, CLRWDT instruction, or SLE0 = A WDT time-out occurredPD: Power-down bit1 = After power-up or by the CLRWDT instructio0 = By execution of the SLEEP instructionZ: Zero bit1 = The result of an arithmetic or logic operatio0 = C: Digit carry/borrow bit (ADDWF, ADDLW, SUD)is reversed)1 = A carry-out from the 4th low order bit of the0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-out from the Most Significant bit of0 = No carry-	Reserved       Revol       R-1       R-1       R-1         IRP       RP1       RP0       TO       PD         bit 7         IRP: Register Bank Select bit (used for indirect addressing 1 = Bank 2, 3 (100h - 1FFh) 0 = Bank 0, 1 (00h - FFh)         The IRP bit is reserved on the PIC16C62X; always maintait         RP<1:0>: Register Bank Select bits (used for direct address 01 = Bank 1 (80h - FFh) 00 = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC clear.         TO:       Time-out bit         1 = After power-up, CLRWDT instruction, or SLEEP instruction 0 = A WDT time-out occurred         PD:       Power-down bit         1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction         2: Zero bit       1 = The result of an arithmetic or logic operation is zero 0 = The result of an arithmetic or logic operation is not zero         DC:       Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF is reversed)         1 = A carry-out from the 4th low order bit of the result occur 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 = No carry-out from the Most Significant bit of the result of 0 =	Reserved         Reserved         R/W-0         R-1         R-1         R/W-x           IRP         RP1         RP0         TO         PD         Z           bit 7         IRP: Register Bank Select bit (used for indirect addressing)         1         = Bank 2, 3 (100h - 1FFh)         0         = Bank 0, 1 (00h - FFh)           The IRP bit is reserved on the PIC16C62X; always maintain this bit cle         RP<1:0>: Register Bank Select bits (used for direct addressing)           01 = Bank 1 (80h - FFh)         0         = Bank 0 (00h - 7Fh)         Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; a clear.           TO: Time-out bit         1         = After power-up, CLRWDT instruction, or SLEEP instruction         0         = A WDT time-out occurred           PD: Power-down bit         1         = After power-up or by the CLRWDT instruction         0         = By execution of the SLEEP instruction           0 = By execution of the SLEEP instruction         2: Zero bit         1         = The result of an arithmetic or logic operation is zero         0           1 = A carry-out from the 4th low order bit of the result         C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)         1           1 = A carry-out from the Most Significant bit of the result occurred         0         No carry-out from the Most Significant bit of the result occurred           0 = No carry-out from the Most Significant b	Reserved       Reserved       R/W-0       R-1       R-1       R/W-x       R/W-x         IRP       RP1       RP0       TO       PD       Z       DC         bit 7         IRP: Register Bank Select bit (used for indirect addressing)       1       Bank 2, 3 (100h - 1FFh)         0       Bank 0, 1 (00h - FFh)       The IRP bit is reserved on the PIC16C62X; always maintain this bit clear.         RP<1:0>: Register Bank Select bits (used for direct addressing)       01       = Bank 1 (80h - FFh)         00       Bank 0 (00h - 7Fh)       Each bank is 128 bytes. The RP1 bit is reserved on the PIC16C62X; always maintain thicear.         TO: Time-out bit       1       After power-up, CLRWDT instruction, or SLEEP instruction       0         0       = A WDT time-out occurred       PD: Power-down bit       1         1 = After power-up or by the CLRWDT instruction       0       = By execution of the SLEEP instruction         2: Zero bit       1       The result of an arithmetic or logic operation is zero       0         1 = The result of an arithmetic or logic operation is not zero       DC       DC         D: Digit carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions)(for borrow is reversed)       1       A carry-out from the 4th low order bit of the result occurred       0       No carry-out from the Most Significant bit of the result occurred       <	

# 6.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it must meet certain requirements. The external clock requirement is due to internal phase clock (Tosc) synchronization. Also, there is a delay in the actual incrementing of Timer0 after synchronization.

#### 6.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 6-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler, so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

## 6.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the TMR0 is actually incremented. Figure 6-5 shows the delay from the external clock edge to the timer incrementing.





## 6.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 6-6). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusive between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer and vice-versa.

The PSA and PS<2:0> bits (OPTION<3:0>) determine the prescaler assignment and prescale ratio.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer. The prescaler is not readable or writable.



#### FIGURE 6-6: BLOCK DIAGRAM OF THE TIMER0/WDT PRESCALER

# 7.0 COMPARATOR MODULE

The comparator module contains two analog comparators. The inputs to the comparators are multiplexed with the RA0 through RA3 pins. The On-Chip Voltage Reference (Section 8.0) can also be an input to the comparators.

The CMCON register, shown in Register 7-1, controls the comparator input and output multiplexers. A block diagram of the comparator is shown in Figure 7-1.

# REGISTER 7-1: CMCON REGISTER (ADDRESS 1Fh)

	R-0	R-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
	C2OUT	C10UT	—	—	CIS	CM2	CM1	CM0	
	bit 7							bit 0	
bit 7	<b>C2OUT</b> : Comparator 2 output 1 = C2 VIN+ > C2 VIN- 0 = C2 VIN+ < C2 VIN-								
bit 6	<b>C1OUT</b> : Comparator 1 output 1 = C1 VIN+ > C1 VIN- 0 = C1 VIN+ < C1 VIN-								
bit 5-4	Unimplem	ented: Read	d as '0'						
bit 3	CIS: Comparator Input Switch When CM<2:0>: = 001: 1 = C1 VIN- connects to RA3 0 = C1 VIN- connects to RA0 When CM<2:0> = 010: 1 = C1 VIN- connects to RA3 C2 VIN- connects to RA2 0 = C1 VIN- connects to RA0 C2 VIN- connects to RA0								
bit 2-0	CM<2:0>: (	Comparator	mode.						
	Logondi								

L	.egend:			
F	R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-	n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

<b>TABLE 7-1</b> :	<b>REGISTERS ASSOCIATED WITH COMPARATOR MODULE</b>
--------------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR	Value on All Other RESETS
1Fh	CMCON	C2OUT	C10UT			CIS	CM2	CM1	CM0	00 0000	00 0000
9Fh	VRCON	VREN	VROE	VRR	_	VR3	VR2	VR1	VR0	000- 0000	000- 0000
0Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1		CMIF		_	_			_	-0	-0
8Ch	PIE1	_	CMIE	_	_	_	_	_	_	-0	-0
85h	TRISA		_	_	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	1 1111	1 1111

Legend: x = unknown, u = unchanged, - = unimplemented, read as "0"

-

## 9.8 Power-Down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, the PD bit in the STATUS register is cleared, the TO bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before SLEEP was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSs with no external circuitry drawing current from the I/O pin and the comparators and VREF should be disabled. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSs for lowest current consumption. The contribution from on chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

Note:	It should be noted that a RESET generated
	by a WDT time-out does not drive MCLR
	pin low.

#### 9.8.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on MCLR pin
- 2. Watchdog Timer Wake-up (if WDT was enabled)
- 3. Interrupt from RB0/INT pin, RB Port change, or the Peripheral Interrupt (Comparator).

The first event will cause a device RESET. The two latter events are considered a continuation of program execution. The TO and PD bits in the STATUS register can be used to determine the cause of device RESET. PD bit, which is set on power-up, is cleared when SLEEP is invoked. TO bit is cleared if WDT wake-up occurred.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the SLEEP instruction after the instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have an NOP after the SLEEP instruction.

**Note:** If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from SLEEP. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from SLEEP, regardless of the source of wake-up.

Q1 Q2 Q3 Q4 Q1 Q2 Q3 Q4	4 Q1	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
CLKOUT(4)	Tost(2	)/	\/	\/'\	'
INT pin		1	ı ı ı ı	1	I
INTE flag	\		I I		
(INTCON<1>)	·····/	Interrupt Latend	şy		
	<u>i</u>	(Note 2)	i		
(INTCON<7>)	Processor in	1		<u> </u>	<u> </u>
	SLEEP	1	I I	i	i i
INSTRUCTION FLOW		1	і і і і	1	1
PC X PC+1	X PC+2	X PC+2	X PC + 2	<u>x 0004h x</u>	0005h
$\begin{array}{c} \mbox{Instruction} \\ \mbox{fetched} \end{array} \Big\{ \begin{array}{c} \mbox{Inst}(\mbox{PC}) = \mbox{SLEEP} & \mbox{Inst}(\mbox{PC} + 1) \end{array} \right.$		Inst(PC + 2)	       	Inst(0004h)	Inst(0005h)
Instruction { Inst(PC - 1) SLEEP	1 1 1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)
Note 1: XT, HS or LP Oscillator mode 2: Tos⊤ = 1024Tosc (drawing n	e assumed. ot to scale) This	delay will not be	e there for RC	Osc mode.	

### FIGURE 9-18: WAKE-UP FROM SLEEP THROUGH INTERRUPT

**3:** GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these Osc modes, but shown here for timing reference.

BTFSS	Bit Test f, Skip if Set	CALL	Call Subroutine
Syntax:	[ <i>label</i> ]BTFSS f,b	Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \leq f \leq 127$	Operands:	$0 \leq k \leq 2047$
Operation:	0 ≤ b < 7 skip if (f <b>) = 1</b>	Operation:	(PC)+ 1→ TOS, k → PC<10:0>, (PCLATH<4:3>) → PC<12:11>
Encoding:		Status Affected:	None
Encouring.	If hit 'h' in register 'f' is '1', then the	Encoding:	10 Okkk kkkk kkkk
Description.	next instruction is skipped. If bit 'b' is '1', then the next instruc- tion fetched during the current instruction execution, is discarded and a NOP is executed instead, making this a two-cycle instruction.	Description:	Call Subroutine. First, return address (PC+1) is pushed onto the stack. The eleven bit immedi- ate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is
Words:	1		a two-cycle instruction.
Cycles:	1(2)	vvords:	1
Example	HERE BTFSS FLAG,1	Cycles:	2
	TRUE • DE	Example	HERE CALL THER E
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0, PC = address FALSE if FLAG<1> = 1,		PC = Address HERE After Instruction PC = Address THERE TOS = Address HERE+1
		CLRF	Clear f
		Syntax:	[ <i>label</i> ] CLRF f
		Operands:	$0 \le f \le 127$
		Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$
		Status Affected:	Z
		Encoding:	00 0001 1fff ffff
		Description:	The contents of register 'f' are cleared and the Z bit is set.
		Words:	1
		Cycles:	1
		Example	CLRF FLAG_REG
			Before Instruction FLAG_REG = 0x5A After Instruction FLAG_REG = 0x00 Z = 1

DECFSZ	Decrement f, Skip if 0							
Syntax:	[label] DECFSZ f,d							
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(f) - 1 $\rightarrow$ (dest); skip if result = 0							
Status Affected:	None							
Encoding:	00 1011 dfff ffff							
Description:	The contents of register 'f' are decremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'. If the result is 0, the next instruc- tion, which is already fetched, is discarded. A NOP is executed instead making it a two-cycle instruction							
Words:	1							
Cycles:	1(2)							
Example	HERE DECFSZ CNT, 1 GOTO LOOP CONTINUE • • •							
	After Instruction CNT = CNT - 1 if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1							
GOTO	Unconditional Branch							
Syntax:	[ <i>label</i> ] GOTO k							
Operands:	$0 \leq k \leq 2047$							
Operation:	k → PC<10:0> PCLATH<4:3> → PC<12:11>							
Status Affected:	None							
Encoding:	10 1kkk kkkk kkkk							
Description:	GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two- cvcle instruction.							
Words:	1							
Cycles:	2							
Example	GOTO THERE							
	After Instruction PC = Address THERE							

INCF	Increment f						
Syntax:	[ <i>label</i> ] INCF f,d						
Operands:	$\begin{array}{l} 0\leq f\leq 127\\ d\in [0,1] \end{array}$						
Operation:	(f) + 1 $\rightarrow$ (dest)						
Status Affected:	Z						
Encoding:	00 1010 dfff ffff						
Description:	incremented. If 'd' is 0, the result is placed in the W register. If 'd' is 1, the result is placed back in register 'f'.						
Words:	1						
Cycles:	1						
Example	INCF CNT, 1						
	Before Instruction CNT = 0xFF Z = 0 After Instruction CNT = 0x00 Z = 1						

SWAPF	Swap Nibbles in f							
Syntax:	[label]	SWAPF	f,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	(f<3:0>) - (f<7:4>) -	→ (dest< $\rightarrow$ (dest<	7:4>), 3:0>)					
Status Affected:	None							
Encoding:	00	1110	dfff	Ē	ffff			
Description:	I he upper and lower nibbles of register 'f' are exchanged. If 'd' is 0, the result is placed in W register. If 'd' is 1, the result is placed in register 'f'.							
Words:	1							
Cycles:	1							
Example	SWAPF	REG,	0					
	Before In	struction						
		REG1	=	0xA5				
	After Inst	ruction						
		REG1 W	= =	0xA5 0x5A				

TRIS	Load TRIS Register					
Syntax:	[ <i>label</i> ] TRIS f					
Operands:	$5 \le f \le 7$					
Operation:	(W) $\rightarrow$ TRIS register f;					
Status Affected:	None					
Encoding:	00 0000 0110 Offf					
Description.	code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them					
Words:	1					
Cycles:	1					
Example						
	To maintain upward compatibil- ity with future PICmicro <sup>®</sup> prod- ucts, do not use this instruction.					

XORLW	Exclusive OR Literal with W							
Syntax:	[ <i>label</i> XORLW k ]							
Operands:	$0 \le k \le 255$							
Operation:	(W) .XOR. $k \rightarrow (W)$							
Status Affected:	Z							
Encoding:	11 1010 kkkk kkkk							
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W register.							
Words:	1							
Cycles:	1							
Example:	XORLW 0xAF							
	Before Instruction							
	W = 0xB5							
	After Instruction							
	W = 0x1A							
XORWF	Exclusive OR W with f							
Syntax:	[ <i>label</i> ] XORWF f,d							
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d  \in  [0,1] \end{array}$							
Operation:	(W) .XOR. (f) $\rightarrow$ (dest)							
Status Affected:	Z							
Encoding:	00 0110 dfff ffff							
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0, the result is stored in the W register. If 'd' is 1, the result is stored back in register 'f'.							
Words:	1							
Cycles:	1							
Example	XORWF REG 1							
	Before Instruction							
	REG = 0xAF W = 0xB5							
	After Instruction							
	REG = 0x1A W = 0xB5							



FIGURE 12-8: PIC16CR62XA VOLTAGE-FREQUENCY GRAPH, -40°C  $\leq$  TA  $\leq$  0°C, +70°C  $\leq$  TA  $\leq$  +125°C



## 12.2 DC Characteristics: PIC16C62XA-04 (Commercial, Industrial, Extended) PIC16C62XA-20 (Commercial, Industrial, Extended) PIC16LC62XA-04 (Commercial, Industrial, Extended)

PIC16C62XA				dard O ating te	perati empera	ng Con ature -4 -4	ditions (unless otherwise stated) $40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial and $40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended			
PIC16LC62XA				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}$ C $\leq TA \leq +85^{\circ}$ C for industrial and $0^{\circ}$ C $\leq TA \leq +70^{\circ}$ C for commercial and $-40^{\circ}$ C $\leq TA \leq +125^{\circ}$ C for extended						
Param. No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions			
D001	Vdd	Supply Voltage	3.0	-	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5			
D001	Vdd	Supply Voltage	2.5	_	5.5	V	See Figures 12-1, 12-2, 12-3, 12-4, and 12-5			
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	_	V	Device in SLEEP mode			
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	—	1.5*	—	V	Device in SLEEP mode			
D003	VPOR	VDD start voltage to ensure Power-on Reset	-	Vss	_	V	See section on Power-on Reset for details			
D003	VPOR	VDD start voltage to ensure Power-on Reset	-	Vss	_	V	See section on Power-on Reset for details			
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	_	-	V/ms	See section on Power-on Reset for details			
D004	SVDD	VDD rise rate to ensure Power-on Reset	0.05*	—	_	V/ms	See section on Power-on Reset for details			
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared			
D005	VBOR	Brown-out Detect Voltage	3.7	4.0	4.35	V	BOREN configuration bit is cleared			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

**6:** Commercial temperature range only.

			Stand	Standard Operating Conditions (unless otherwise stated)						
PIC16CR62	2XA-0	4	Opera	ating te	empera	ature -	40°C	$\leq$ TA $\leq$ +85°C for industrial and		
PIC16CR62	2XA-2	0					0°C	$\leq$ TA $\leq$ +70°C for commercial and		
						-4	40°C	$\leq$ TA $\leq$ +125°C for extended		
			Stand	Standard Operating Conditions (unless otherwise stated)						
	62YA	04	Opera	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and						
FICTULCIN		04					0°C	$\leq$ TA $\leq$ +70°C for commercial and		
			-40°C $\leq$ TA $\leq$ +125°C for extended							
Param. Sy	ym	Characteristic	Min	Typ†	Max	Units		Conditions		
No.										

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

**3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.

4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula: Ir = VDD/2REXT (mA) with REXT in k $\Omega$ .

5: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

**6:** Commercial temperature range only.

# 12.5 DC CHARACTERISTICS: PIC16C620A/C621A/C622A-40<sup>(7)</sup> (Commercial) PIC16CR620A-40<sup>(7)</sup> (Commercial)

DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial							
Param No.	Sym	Characteristic	Min	Тур†	Мах	Unit	Conditions			
	VIL	Input Low Voltage								
		I/O ports								
D030		with TTL buffer	Vss	—	0.8V 0.15Vdd	V	VDD = 4.5V to 5.5V, otherwise			
D031		with Schmitt Trigger input	Vss		0.2VDD	V				
D032		MCLR, RA4/T0CKI, OSC1 (in RC mode)	Vss	—	0.2Vdd	V	(Note 1)			
D033		OSC1 (in XT and HS)	Vss	—	0.3VDD	V				
		OSC1 (in LP)	Vss	—	0.6Vdd - 1.0	V				
	Viн	Input High Voltage								
		I/O ports								
D040		with TTL buffer	2.0V	—	VDD	V	VDD = 4.5V to 5.5V, otherwise			
D044		with Ochavitt Triansations t	0.25 VDD + 0.8		VDD					
D041					VDD					
D042		MCLR RA4/TUCKI		_	VDD	V				
D043		OSC1 (A1, HS and LP) OSC1 (in RC mode)		_	VDD	v	(Note 1)			
D070	IPURB	PORTB Weak Pull-up Current	50	200	400	μА	$V_{DD} = 5.0V$ . VPIN = Vss			
	lil	Input Leakage Current <sup>(2, 3)</sup>								
		I/O ports (except PORTA)			±1.0	μA	VSS $\leq$ VPIN $\leq$ VDD, pin at hi-impedance			
D060		PORTA	_	_	±0.5	μA	Vss $\leq$ VPIN $\leq$ VDD, pin at hi-impedance			
D061		RA4/T0CKI	—	—	±1.0	μA	$Vss \le VPIN \le VDD$			
D063		OSC1, MCLR	_	—	±5.0	μA	$Vss \leq VPIN \leq VDD,$ XT, HS and LP osc configuration			
	Vol	Output Low Voltage								
D080		I/O ports	_	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40° to +85°C			
			—	—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, +125°C			
D083		OSC2/CLKOUT (RC only)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40° to +85°C			
		(2)	_	—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, +125°C			
	Vон	Output High Voltage <sup>(3)</sup>								
D090		I/O ports (except RA4)	VDD-0.7	—	—	V	IOH = -3.0 mA, VDD = 4.5V, -40° to +85°C			
			VDD-0.7	—	—	V	IOH = -2.5 mA, VDD = 4.5V, +125°C			
D092		OSC2/CLKOUT (RC only)	VDD-0.7	—	—	V	IOH = -1.3 mA, VDD = 4.5V, -40° to +85°C			
*0450	1/25	On an Duain Ulink Matterna	VDD-0.7	_		V	IOH = -1.0 mA, VDD = 4.5V, +125°C			
"D150	VOD	Open Drain High Voltage			8.5	V	RA4 pin			
		Output Pins								
D100	Cosc2	OSC2 pin			15	pF	In XT, HS and LP modes when external clock used to drive OSC1			
D101	Сю	All I/O pins/OSC2 (in RC mode)			50	pF				

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in Active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.
 The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in bi-impedance state and tied to VDD or VSS.

 mode, with all I/O pins in hi-impedance state and tied to VDD or VSs.
 For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/ 2REXT (mA) with REXT in kΩ.

5: The  $\Delta$  current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

6: Commercial temperature range only.

7: See Section 12.1 and Section 12.3 for 16C62X and 16CR62X devices for operation between 20 MHz and 40 MHz for valid modified characteristics.

# 12.8 Timing Parameter Symbology

The timing parameter symbols have been created with one of the following formats:

1. TppS2ppS

2. TppS

F F F			
т			
F	Frequency	Т	Time
Lowerca	ase subscripts (pp) and their meanings:		
рр			
ck	CLKOUT	osc	OSC1
io	I/O port	tO	ТОСКІ
mc	MCLR		
Upperca	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-Impedance

## FIGURE 12-11: LOAD CONDITIONS



# 14.1 Package Marking Information



Legenc	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	In the even be carried for custom	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

\* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

# **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

# Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002

# **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manag	er Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC16C62X	_iterature Number: DS30235J
Que	stions:	
1. \	What are the best features of this	document?
-		
<u>-</u>		
2. I	How does this document meet yo	ar hardware and software development needs?
-		
3. [	Do you find the organization of thi	s document easy to follow? If not, why?
_		
_		
4. \	What additions to the document d	o you think would enhance the structure and subject?
-		
-		
5. \	What deletions from the documen	t could be made without affecting the overall usefulness?
-		
- 6 I	s there any incorrect or misleadin	a information (what and where)?
0. 1		
-		
7. H	How would you improve this docu	ment?
_		
-		

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	<u>-xx</u>	¥	<u>/xx</u>	xxx	E	xamples:
Device	Frequency Range	Temperature Range	Package	Pattern	a)	<ul> <li>PIC16C621A - 04/P 301 = Commercial temp PDIP package, 4 MHz, normal VDD limits, QT pattern #301.</li> </ul>
Device Frequency Range	PIC16C6 PIC16C6 PIC16C6 PIC16LC PIC16LC PIC16LC PIC16LC PIC16LC PIC16CF PIC16CF PIC16CC PIC16LC 04 200 04 4 M 20 20 M	52X: VDD range 3.0 52X: VDD range 3.0 52XA: VDD range 3.0 52XA: VDD range 2.5 562XA: VDD range 2.5 572XA: VD range	/ to 6.0V // to 6.0V (Tape 0V to 5.5V 0V to 5.5V (Taj 5V to 6.0V .5V to 6.0V (Taj .5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.5V to 5.5V 2.0V to 5.5V 2.0V to 5.5V (Taj .5V to 5.5V .5V to 5.5V to 5.5V .5V to 5.5V to 5.5V .5V to 5.5V to 5.5V .5V to 5.5V to 5	e and Reel) be and Reel) be and Reel) ape and Reel) ape and Reel) Tape and Reel)	)	<ul> <li>PIC16LC622- 04I/SO = Industrial temp., SOI package, 200 kHz, extended VDD limits.</li> </ul>
emperature Range	e - = I = E =	0°C to +70°C -40°C to +85°C -40°C to +125°C				
Package	P = SO = SS = JW* =	PDIP SOIC (Gull Wing, SSOP (209 mil) Windowed CERD	, 300 mil body) NP			
Pattern	3-Digit Pa	attern Code for QTF	Optimize (blank otherwise)	se)		

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

#### Sales and Support

#### **Data Sheets**

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.